- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69013 > M37512F8H-XXXHP 8-BIT, FLASH, 4 MHz, MICROCONTROLLER, PQFP48 PDF資料下載
參數(shù)資料
| 型號： | M37512F8H-XXXHP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, FLASH, 4 MHz, MICROCONTROLLER, PQFP48 |
| 封裝： | 7 X 7 MM, 0.50 MM PITCH, PLASTIC, LQFP-48 |
| 文件頁數(shù)： | 59/87頁 |
| 文件大?。?/td> | 879K |
| 代理商： | M37512F8H-XXXHP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁當(dāng)前第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁
Feb 18, 2005
page 62 of 85
REJ03B0122-0101
7512 Group
Outline Performance (CPU Rewrite Mode)
CPU rewrite mode is usable in the single-chip or Boot mode. The
only User ROM area can be rewritten in CPU rewrite mode.
In CPU rewrite mode, the CPU erases, programs and reads the in-
ternal flash memory by executing software commands. This
rewrite control program must be transferred to the RAM before it
can be executed.
The MCU enters CPU rewrite mode by setting “1” to the CPU Rewrite
Mode Select Bit (bit 1 of address 0FE016). Software commands are
accepted once the mode is entered.
Use software commands to control program and erase operations.
Whether a program or erase operation has terminated normally or
in error can be verified by reading the status register.
Figure 69 shows the flash memory control register 0.
Bit 0 is the RY/BY status flag used exclusively to read the operat-
ing status of the flash memory. During programming and erase
operations, it is “0” (busy). Otherwise, it is “1” (ready).
Bit 1 is the CPU Rewrite Mode Select Bit. When this bit is set to
“1”, the MCU enters CPU rewrite mode. Software commands are
accepted once the mode is entered. In CPU rewrite mode, the
CPU becomes unable to access the internal flash memory directly.
Fig. 69 Structure of flash memory control register
Flash memory control register 0 (address 0FE016)
FMCR0
RY/BY status flag
0: Busy (being programmed or erased)
1: Ready
CPU rewrite mode select bit (Note 1)
0: Normal mode
1: CPU rewrite mode
8 KB user block E/W enable bit (UBEWEN) (Note 1, 2)
0: E/W disable
1: E/W enable
Flash memory reset bit (Note 3,4)
0: Normal operation
1: Reset
Not used (“0” at write)
User ROM area selection bit (Note 5)
0: Boot ROM area accessed
1: User ROM area accessed
Program status flag
0: Passed
1: Error
Erase status flag
0: Passed
1: Error
b0
b7
Notes
1: For this bit to be set to “1”, the user needs to write “0” and then “1” to it in succession.
To reset this bit “0”, only write “0”.
2: This bit is valid when the CPU rewrite mode select bit is “1”.
3: This bit is valid when the CPU rewrite mode select bit is “1”. Fix this bit “0” when the CPU
rewrite mode select bit is “0”.
4: Setting this bit “1” (Resetting the flash memory control circuit), access to the flash memory
is disabled for 10
sec.
5: Writing this bit must be executed in the RAM.
Therefore, use the control program in the RAM for write to bit 1. To
set this bit to “1”, it is necessary to write “0” and then write “1” in
succession. The bit can be set to “0” by only writing “0”.
Bit 2 is 8KB user block E/W enable bit. Setting this bit and bit 4 (All
user block E/W enable bit) of the flash memory control register 2
(0FE216) according to the table T-3, E/W protect is done at CPU
Rewrite mode for User block
Bit 3 is the flash memory reset bit used to reset the control circuit of
internal flash memory. This bit is used when exiting CPU rewrite
mode and when flash memory access has failed. When the CPU
Rewrite Mode Select Bit is “1”, setting “1” for this bit resets the con-
trol circuit. To release the reset, it is necessary to set this bit to “0”.
Bit 5 is User ROM area selection bit, and this bit is only available
in Boot mode. Setting this bit “1”, User ROM area can be ac-
cessed, and CPU rewrite is available.
Bit 6 is the program status flag, and this flag changes “1” when
flash memory write operation ends at abnormal state. If program
error occurs, corresponding block is not available.
Bit 7 is the erase status flag, and this flag changes “1” when flash
memory erase operation ends at abnormal state. If erase error oc-
curs, corresponding block is not available.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M37512FCH-XXXHP | 8-BIT, FLASH, 4 MHz, MICROCONTROLLER, PQFP48 |
| M37512F8HHP | 8-BIT, FLASH, 4 MHz, MICROCONTROLLER, PQFP48 |
| M37513M8-XXXHP | 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PQFP100 |
| M37513EFFS | 8-BIT, UVPROM, 4 MHz, MICROCONTROLLER, CQCC100 |
| M37513EFHP | 8-BIT, OTPROM, 4 MHz, MICROCONTROLLER, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M37512F8-XXXHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37512FCHHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37512FCHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37512FCH-XXXHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37512FC-XXXHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。