- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄69013 > M37274MA-XXXSP 8-BIT, MROM, MICROCONTROLLER, PDIP52 PDF資料下載
參數(shù)資料
| 型號(hào)： | M37274MA-XXXSP |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, MICROCONTROLLER, PDIP52 |
| 封裝： | 0.600 INCH, 1.778 MM PITCH, SHRINK, PLASTIC, DIP-52 |
| 文件頁(yè)數(shù)： | 63/131頁(yè) |
| 文件大?。?/td> | 2049K |
| 代理商： | M37274MA-XXXSP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)當(dāng)前第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)
37
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER
and ON-SCREEN DISPLAY CONTROLLER
M37274MA-XXXSP
PRELIMINARY
Notice:
This
is not
a final
specification.
Some
paramentic
limits
are
subject
to change.
MITSUBISHI MICROCOMPUTERS
Selection of field to be sliced data
In the case of the main data slice line, the field to be sliced data is
selected by bits 2 and 1 of the data slicer control register 1 (address
00EA16). In the case of the sub-data slice line, the field is selected
by bits 2 and 1 of the data slicer control register 3. When bit 2 of
the data slicer control register 1 is set to “1,” it is possible to slice
data of both fields (refer to Figure 26).
Specification of line to set slice voltage
The reference voltage for slicing (slice voltage) is generated by
integrating the amplitude of the clock run-in pulse in the particular
line (refer to Table 4).
Field determination
The field determination flag can be read out by bit 5 of the data
slicer control register 1. This flag charge at the falling edge of
Vsep.
Fig. 30. Signals in Vertical Blanking Interval
(5) Data Slice Line Specification Circuit
Specification of data slice line
M37274MA-XXXSP has 2 data slice line specification circuits for
slicing arbitrary 2 Hsep in 1 field. The following 2 data slice lines
are specified .
<Main data slice line>
This line is specified by the caption position register (address
00E016).
<Sub-data slice line>
This line is specified by the data slicer control register 3 (address
00EB16).
The counter is reset at the falling edge of Vsep and is incremented
by 1 every Hsep pulse. When the counter value matched the value
specified by bits 4 to 0 of the caption position register (in case of
the sub-data slice line, by bits 3 to 7 of the data slicer control register
3), this Hsep is sliced.
The values of “0016” to “1F16” can be set in the caption position
register. Bit 7 to bit 5 are used for testing. Set “1002.” Figure 30
shows the signals in the vertical blanking interval. Figure 31 shows
the structure of the caption position register.
Line
Line specified by bits 4 to 0 of CP
(Main data slice line)
Line specified by bits 7 to 3 of DSC3
(Sub-data slice line)
Table 4. Specifying of Field Whose Sets Reference Voltage
DSC1 : Data slice control register 1
DSC3 : Data slice control register 3
CP : Caption position register
Field
Field specified by bit 1 of DSC1
0: F2
1: F1
Field specified by bit 1 of DSC3
0: F2
1: F1
Bit 0 of DSC3
0
1
Video signal
Vertical blanking interval
Composite
video signal
Count value to be set in the caption position register (“11 16” in this case)
Hsep
Vsep
Hsep
Magnified
drawing
Clock run-in
Start bit + 16-bit data
Start bit
Time to be set in the
start bit position register
Composite video
signal
min. max.
Line 21
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M37373M8-XXXSP | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP52 |
| M37409M2-XXXFP | 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PQFP56 |
| M37413E6HXXXFP | 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PQFP80 |
| M37413M4-XXXFP | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP80 |
| M37420M4-XXXSP | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP52 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M37276MF248SP | 制造商:MITSUBISHI 功能描述:* |
| M37276MF2575P | 制造商:MITSUBISHI 功能描述:* |
| M37276MF260SP | 制造商:MITSUBISHI 功能描述:* |
| M37276MF300SP | 制造商:MITSUBISHI 功能描述:* |
| M37276MF301SP | 制造商:MITSUBISHI 功能描述:* |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。