- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98005 > M34584EDFP 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PDSO42 PDF資料下載
參數(shù)資料
| 型號： | M34584EDFP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PDSO42 |
| 封裝： | 0.450 INCH, 0.80 MM PITCH, PLASTIC, SSOP-42 |
| 文件頁數(shù)： | 124/157頁 |
| 文件大?。?/td> | 1130K |
| 代理商： | M34584EDFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁當前第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁
Rev.3.00
2004.08.06
page 69 of 155
REJ03B0010-0300Z
4584 Group
PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.
P30/INT0 pin
Note [1] on bit 3 of register I1
When the input of the INT0 pin is controlled with the bit 3 of reg-
ister I1 in software, be careful about the following notes.
Depending on the input state of the P30/INT0 pin, the external 0
interrupt request flag (EXF0) may be set when the bit 3 of regis-
ter I1 is changed. In order to avoid the occurrence of an
unexpected interrupt, clear the bit 0 of register V1 to “0” (refer to
Figure 59 ) and then, change the bit 3 of register I1.
In addition, execute the SNZ0 instruction to clear the EXF0 flag
to “0” after executing at least one instruction (refer to Figure 59
).
Also, set the NOP instruction for the case when a skip is per-
formed with the SNZ0 instruction (refer to Figure 59 ).
LA
4
; (02)
TV1A
; The SNZ0 instruction is valid ...........
LA
8
; (12)
TI1A
; Control of INT0 pin input is changed
NOP
...........................................................
SNZ0
; The SNZ0 instruction is executed
(EXF0 flag cleared)
NOP
...........................................................
: these bits are not used here.
Note [2] on bit 3 of register I1
When the bit 3 of register I1 is cleared to “0” , the RAM back-up
mode is selected and the input of INT0 pin is disabled, be careful
about the following notes.
When the input of INT0 pin is disabled (register I13 = “0”), set the
key-on wakeup function to be invalid (register K20 = “0”) before
system enters to the RAM back-up mode. (refer to Figure 60).
LA
0
; (02)
TK2A
; Input of INT0 key-on wakeup invalid ..
DI
EPOF
POF
; RAM back-up
: these bits are not used here.
Fig. 60 External 0 interrupt program example-2
Note on bit 2 of register I1
When the interrupt valid waveform of the P30/INT0 pin is
changed with the bit 2 of register I1 in software, be careful about
the following notes.
Depending on the input state of the P30/INT0 pin, the external 0
interrupt request flag (EXF0) may be set when the bit 2 of regis-
ter I1 is changed. In order to avoid the occurrence of an
unexpected interrupt, clear the bit 0 of register V1 to “0” (refer to
Figure 61) and then, change the bit 2 of register I1.
In addition, execute the SNZ0 instruction to clear the EXF0 flag
to “0” after executing at least one instruction (refer to Figure
61).
Also, set the NOP instruction for the case when a skip is per-
formed with the SNZ0 instruction (refer to Figure 61).
LA
4
; (02)
TV1A
; The SNZ0 instruction is valid ...........
LA
12
; (12)
TI1A
; Interrupt valid waveform is changed
NOP
...........................................................
SNZ0
; The SNZ0 instruction is executed
(EXF0 flag cleared)
NOP
...........................................................
: these bits are not used here.
Fig. 61 External 0 interrupt program example-3
15
Fig. 59 External 0 interrupt program example-1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M35047-XXXSP | 24 X 12 CHARACTERS CRT CHAR DSPL CTLR, PDIP20 |
| M35047-XXXFP | 24 X 12 CHARACTERS CRT CHAR DSPL CTLR, PDSO20 |
| M35048-001FP | 24 X 12 CHARACTERS CRT CHAR DSPL CTLR, PDSO20 |
| M35049-XXXFP | 24 X 12 CHARACTERS CRT CHAR DSPL CTLR, PDSO20 |
| M35053-XXXFP | 24 X 10 CHARACTERS CRT CHAR DSPL CTLR, PDSO20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M34584MD-XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M3459 | 功能描述:電纜固定件和配件 RLTCG 3/8 NPT GRAY NO NUT RoHS:否 制造商:Heyco 類型:Cable Grips, Liquid Tight 材料:Nylon 顏色:Black 安裝方法:Cable 最大光束直徑:11.4 mm 抗拉強度: |
| M3460 | 功能描述:電纜固定件和配件 RLTCG 3/4 NPT BLACK NO NUT RoHS:否 制造商:Heyco 類型:Cable Grips, Liquid Tight 材料:Nylon 顏色:Black 安裝方法:Cable 最大光束直徑:11.4 mm 抗拉強度: |
| M3460-3R9-083 | 制造商:Bonitron 功能描述:REGULATOR FOR VFDS |
| M3460B-E130-R2-DDM-P3 | 制造商:Bonitron 功能描述:UNDERVOLTAGE RIDE-THRU PRODUCT |
發(fā)布緊急采購，3分鐘左右您將得到回復。