- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69011 > M34556G8HFP 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PDSO42 PDF資料下載
參數(shù)資料
| 型號(hào)： | M34556G8HFP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PDSO42 |
| 封裝： | 0.450 INCH, 0.80 MM PITCH, PLASTIC, SSOP-42 |
| 文件頁(yè)數(shù)： | 100/147頁(yè) |
| 文件大小： | 1087K |
| 代理商： | M34556G8HFP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)當(dāng)前第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)
Rev.3.02
Dec 22, 2006
page 54 of 142
REJ03B0025-0302
4556 Group
Fig. 44 State transition
Fig. 45 Set source and clear source of the P flag
Fig. 46 Start condition identified example using the SNZP instruction
B
Operation state
Operation source clock: f(XIN)
Oscillation circuit:
Ceramic resonator
E
Clock operating mode
f(RING): stop
f(XIN): stop
f(XCIN): operating
Key-on wakeup
(Stabilizing time c )
POF2 instruction
execution
F
Power down mode
High-speed mode
D
Operation source clock:
f(XCIN)
Oscillation circuit:
Quartz-crystal oscillation
MR1, MR0
←00
MR1, MR0
←10
Low-speed mode
POF2 instruction
execution
Key-on wakeup
(Stabilizing time e )
POF instruction
execution
Key-on wakeup
(Stabilizing time e )
POF instruction
execution
Key-on wakeup
(Stabilizing time c )
CRCK instruction no execution
Operation state
Stabilizing time a : Microcomputer starts its operation after counting the f(RING) to 1376 times.
Stabilizing time b : Microcomputer starts its operation after counting the f(RING) to (system clock division ratio 15) times.
Stabilizing time c : Microcomputer starts its operation after counting the f(XIN) to (system clock division ratio 171) times.
Stabilizing time d : Microcomputer starts its operation after counting the f(XIN) to (system clock division ratio 15) times.
Stabilizing time e : Microcomputer starts its operation after counting the f(XCIN) to (system clock division ratio 171) times.
Reset
A
POF2 instruction
execution
Key-on wakeup
(Stabilizing time b )
POF instruction
execution
Key-on wakeup
(Stabilizing time b )
(Stabilizing time a )
Operation state
Operation source clock:
f(RING)
Oscillation circuit:
On-chip oscillator
C
POF2 instruction
execution
Key-on wakeup
(Stabilizing time d )
POF instruction
execution
Key-on wakeup
(Stabilizing time d )
Operation state
Operation source clock: f(XIN)
Oscillation circuit:
RC oscillation
f(RING): stop
f(XIN): stop
f(XCIN): stop
CRCK instruction execution
MR1, MR0
←00
MR1, MR0
←01
Internal mode
MR
1
,MR
0←
10
MR
1
,MR
0←
01
and generate the wait time until the oscillation is stabilized, and then, switch the system clock.
6: When the unoperating clock is selected as the system clock, turn it on by the clock control register RG,
If the CRCK instruction is not executed, the ceramic oscillation is selected as the main clock f(XIN).
5: When the RC oscillation circuit is used, executing the CRCK instruction is required.
Main clock (f(XIN)) and Suc-clock (f(XCIN)) are valid.
A ceramic oscillation is selected as the main clock (f(XIN)).
4: The state after system is released from reset;
3: Continuous execution of the EPOF instruction and the POF2 instruction is required to go into the RAM back-up state.
2: Continuous execution of the EPOF instruction and the POF instruction is required to go into the clock operating state.
Notes 1: Selection of the system clock by the clock control registers MR and RG is state retained at power down.
The waiting time to stabilize oscillation at return can be adjustment by setting the clock control registers MR and
RG before transition to the power down state.
S
R
Q
Power down flag P
POF or
POF2
instruction
Reset input
q Set source
q Clear source
Reset input
EPOF instruction +
POF or
POF2
instruction
EPOF instruction +
Program start
P = “1”
?
Yes
Warm start
Cold start
No
T3F = “1”
?
Yes
No
Return from
timer 3 underflow
Return from
external wakeup signal
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M34556M8-XXXFP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO42 |
| M34556M8H-XXXFP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO42 |
| M34556M4H-XXXFP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO42 |
| M34559G6FP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP52 |
| M34559G6-XXXFP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP52 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M34556M4H-XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34556M4-XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34556M8H-XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34556M8-XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34556MXH-XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。