REVISION HISTORY
M32C/83 GROUP DATA SHEET
Rev.
Date
Description
Page
Errror
Correct
( 4 / 7 )
211
Note:1 Setting the C0CTLR0 register
’
s Reset0 bit
to 1 resets the CAN protocol control unit, with the
C0TSR register thereby initialized to 0000
16
. Also,
setting the TSReset (timestamp count reset) bit to
1 initializes the C0TSR register to 0000
16
on-the-
fly (while the CAN protocol control unit remains
operating).
Note 1: Setting the C0CTLR0 register
’
s Reset0 and
Reset1 bits to 1 resets the CAN, and the C0TSR
register is thereby initialized to 0000
16
. Also, setting
the TSReset (timestamp counter reset) bit to 1 ini-
tializes the C0TSR register to 0000
16
on-the-fly (while
the CAN remains operating; CAN0 status register
’
s
State_Reset bit is
“
0
”
).
212
220
Tq period = (C0BRP+1)
Fig 1.22.19
Tq period = (C0BRP+1)/CPU clock
b2
b1
Note 2 -> add
When transmit, TrmActive
Note 2 -> add
Transmit request bit
Change
b0
b2
bit 0
bit 1, When transmit, TrmData
bit 3
bit 6, 7, Transmit request flag
Fig 1.22.26, explanation of function
Fig 1.22.27, 1.22.28, 1.22.29
Explanation of function
226
Fig 1.22.25
229
230,
231,
232
233
Message slot j (j=0 to 15) -> change
Fig 1.22.30, CAN0 message slot butter i data m
Symbol
C0SLOT0_m (m=0 to 3)
C0SLOT0_m (m=4 to 7)
C0SLOT1_m (m=0 to 3)
C0SLOT1_m (m=4 to 7)
Table 1.23.1 Group 2, WG register
Group 3 Comm shift register
Fig 1.23.5, Group i base timer cont reg 0
Bit 2 to bit 6, explanations on f
PLL
Table 1.23.2, Count reset condition, Group 2, 3
(3) Reset request ..... circuit
Fig 1.23.10
f
PLL
Fig 1.23.11
Fig 1.23.13, the values when reset: 00
16
Table 1.23.3, select function, digital filter function
Strips off pulses less than 3 cycles long from f
1
and the base timerclock.
Fig 1.23.14, (c)
Fig 1.23.16, reset values for both registers
Fig 1.23.20, When WG register is
“
xxxb
16
”
Table 1.23.12
Transmission start condition
Write data to transmit buffer register
Interrupt request generation timing
When transmitting
- When SI/O transmit buffer register is.....
When receiving
When....to SI/O communication buffer register
C0SLOT0_n (n=m+6, m=0 to 3)
C0SLOT0_n (n=m+6, m=4 to 7)
C0SLOT1_n (n=m+6, m=0 to 3)
C0SLOT1_n (n=m+6, m=4 to 7)
- -> 8chs
16bits x 2chs -> -
235
240
Delete
245
(3) Reset request ..... circuit (group 2 only)
Delete
Newly added
0000
16
245
246
248
249
Pulses will pass when they match either f
1
or the base
timerclock 3 times.
Change
0000
16
-> XXXX
16
When WG register is
“
xxxa
16
”
250
252
256
270
Write data to transmit buffer
- When transmit buffer is .....
When.....to SI/O receive buffer register