- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69010 > M308B6FCGP 32-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號(hào)： | M308B6FCGP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP100 |
| 封裝： | 14 X 14 MM, 0.50 MM PITCH, PLASTIC, LQFP-100 |
| 文件頁數(shù)： | 40/69頁 |
| 文件大?。?/td> | 1119K |
| 代理商： | M308B6FCGP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當(dāng)前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁
M32C/8B Group
5. Electrical Characteristics
REJ03B0242-0100 Rev.1.00 Nov 01, 2009
Page 45 of 67
Timing Requirements
(VCC1 = VCC2 = 4.2 to 5.5 V, VSS = 0 V, Topr = -20 to 85
°C unless otherwise specified)
Table 5.26
Memory Expansion mode and Microprocessor Mode
NOTE:
1. Values, which depend on BCLK frequency and external bus cycles, can be obtained from the following
equations. Insert wait states or lower the operation frequency, f(BCLK), if the calculated value is negative.
Symbol
Parameter
Standard
Unit
Min.
Max.
tac1(RD-DB)
Data input access time (RD standard)
(note 1)
ns
tac1(AD-DB)
Data input access time (AD standard, CS standard)
(note 1)
ns
tac2(RD-DB)
Data input access time (RD standard, when accessing a space with the
multiplexed bus)
(note 1)
ns
tac2(AD-DB)
Data input access time (AD standard, when accessing a space with the
multiplexed bus)
(note 1)
ns
tsu(DB-BCLK)
Data input setup time
26
ns
tsu(RDY-BCLK)
RDY input setup time
26
ns
tsu(HOLD-BCLK) HOLD input setup time
30
ns
th(RD-DB)
Data input hold time
0
ns
th(BCLK-RDY)
RDY input hold time
0
ns
th(BCLK-HOLD)
HOLD input hold time
0
ns
td(BCLK-HLDA)
HLDA output delay time
25
ns
109 × m
f(BCLK) × 2
- 35 [ns] (if external bus cycle is a
φ + bφ, m = (b × 2) + 1)
tac1(RD-DB) =
109 × n
f(BCLK)
- 35 [ns] (if external bus cycle is a
φ + bφ, n = a + b)
tac1(AD-DB) =
109 × m
f(BCLK) × 2
- 35 [ns] (if external bus cycle is a
φ + bφ, m = (b × 2) - 1)
tac2(RD-DB) =
109 × p
f(BCLK) × 2
- 35 [ns] (if external bus cycle is a
φ + bφ, p = {(a + b - 1) × 2} + 1)
tac2(AD-DB) =
VCC1 = VCC2 = 5V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M34238MK-XXXGP | 4-BIT, MROM, 4 MHz, MICROCONTROLLER, PDSO20 |
| M34250E2-XXXFP | 4-BIT, OTPROM, 4.4 MHz, MICROCONTROLLER, PDSO20 |
| M34250M2-XXXFP | 4-BIT, MROM, 4.4 MHz, MICROCONTROLLER, PDSO20 |
| M34250M2-XXXFP | 4-BIT, MROM, 4.4 MHz, MICROCONTROLLER, PDSO20 |
| M34280M1-XXXFP | 4-BIT, MROM, 4 MHz, MICROCONTROLLER, PDSO20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M308B6FGGP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:RENESAS MCU M16C FAMILY / M32C/80 SERIES |
| M308B6SGP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:RENESAS MCU |
| M308B8FCGP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:RENESAS MCU M16C FAMILY / M32C/80 SERIES |
| M308B8FGGP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:RENESAS MCU |
| M308B8SGP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:RENESAS MCU M16C FAMILY / M32C/80 SERIES |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。