- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67760 > M30825MW-XXXGP 32-BIT, MROM, 30 MHz, MICROCONTROLLER, PQFP144 PDF資料下載
參數(shù)資料
| 型號： | M30825MW-XXXGP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, MROM, 30 MHz, MICROCONTROLLER, PQFP144 |
| 封裝： | 20 X 20 MM, 0.50 MM PITCH, PLASTIC, LQFP-144 |
| 文件頁數(shù)： | 29/48頁 |
| 文件大小： | 847K |
| 代理商： | M30825MW-XXXGP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
I-Channel Offset
Addr: 2h (0010b)
Write only (0x007F)
D15
D14
D13
D12
D11
D10
D9
D8
(MSB)
Offset Value
(LSB)
D7
D6
D5
D4
D3
D2
D1
D0
Sign
1
Bits 15:8
Offset Value. The input offset of the I-Channel
ADC is adjusted linearly and monotonically by
the value in this field. 00h provides a nominal
zero offset, while FFh provides a nominal 45
mV of offset. Thus, each code step provides
0.176 mV of offset.
Default State: 0000 0000 b
Bit 7
Sign bit. 0b gives positive offset, 1b gives
negative offset.
Default State: 0b
Bit 6:0
Must be set to 1b
I-Channel Full-Scale Voltage Adjust
Addr: 3h (0011b)
Write only (0x807F)
D15
D14
D13
D12
D11
D10
D9
D8
(MSB)
Adjust Value
D7
D6
D5
D4
D3
D2
D1
D0
(LSB)
1
Bit 15:7
Full Scale Voltage Adjust Value. The input full-
scale voltage or gain of the I-Channel ADC is
adjusted linearly and monotonically with a 9 bit
data value. The adjustment range is ±20% of
the nominal 700 mV
P-P differential value.
0000 0000 0
560mV
P-P
1000 0000 0
Default Value
700mV
P-P
1111 1111 1
840mV
P-P
For best performance, it is recommended that
the value in this field be limited to the range of
0110 0000 0b to 1110 0000 0b. i.e., limit the
amount of adjustment to ±15%. The remaining
±5% headroom allows for the ADC's own full
scale variation. A gain adjustment does not
require ADC re-calibration.
Default State: 1000 0000 0b (no adjustment)
Bits 6:0
Must be set to 1b
Extended Configuration Register
Addr: 9h (1001b)
Write only (0x03FF)
D15
D14
D13
D12
D11
D10
D9
D8
TPO
RTD
DEN
IS
0
DLF
1
D7
D6
D5
D4
D3
D2
D1
D0
1
Bit 15
TPO: Test Pattern Output. When this bit is set
1b, the ADC is disengaged and a test pattern
generator is connected to the outputs
including OR. This test pattern will work with
the device in the SDR, DDR and the Non-
Demultiplex output modes.
Default State: 0b
Bit 14
RTD: Resistor Trim Disable. When this bit is
set to 1b, the input termination resistor is not
trimmed during the calibration cycle and the
DCLK output remains enabled. Note that the
ADC is calibrated regardless of this setting.
Default State: 0b
Bit 13
DES: DES Enable. Setting this bit to 1b
enables the Dual Edge Sampling Mode. In
this mode the ADCs in this device are used
to sample and convert the same analog input
in a time-interleaved manner, accomplishing
a sample rate of twice the input clock rate.
When this bit is set to 0b, the device operates
in the Non-DES Mode.
Default State: 0b
Bit 12
IS: Input Select. When this bit is set to 0b the
I- Channel input is operated upon by both
ADCs. When this bit is set to 1b the Q-
Channel input is operated on by both ADCs.
Default State: 0b
Bit 11
Must be set to 0b
Bit 10
DLF: DES Low Frequency. When this bit is
set 1b, the dynamic performance of the
device is improved when the input clock is
less than 900 MHz.
Default State: 0b
Bits 9:0
Must be set to 1b
Q- Channel Offset
Addr: Ah (1010b)
Write only (0x007F)
D15
D14
D13
D12
D11
D10
D9
D8
(MSB)
Offset Value
(LSB)
D7
D6
D5
D4
D3
D2
D1
D0
Sign
1
Bit 15:8
Offset Value. The input offset of the Q-
Channel ADC is adjusted linearly and
monotonically by the value in this field. 00h
provides a nominal zero offset, while FFh
provides a nominal 45 mV of offset. Thus,
each code step provides about 0.176 mV of
offset.
Default State: 0000 0000 b
Bit 7
Sign bit. 0b gives positive offset, 1b gives
negative offset.
Default State: 0b
Bit 6:0
Must be set to 1b
35
www.national.com
ADC08D1520QML
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M30823MH-XXXGP | 32-BIT, MROM, 30 MHz, MICROCONTROLLER, PQFP100 |
| M30826MH-XXXFP | 32-BIT, MROM, 30 MHz, MICROCONTROLLER, PQFP100 |
| M30826MH-XXXGP | 32-BIT, MROM, 30 MHz, MICROCONTROLLER, PQFP100 |
| M32000D4BFP-80 | 32-BIT, 80 MHz, MICROCONTROLLER, PQFP100 |
| M32171F4VFP | 32-BIT, MROM, 40 MHz, MICROCONTROLLER, PQFP144 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M30826MH-XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16/32-BIT CMOS MICROCOMPUTER |
| M30826MH-XXXGP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16/32-BIT CMOS MICROCOMPUTER |
| M30828MH-XXXGP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16/32-BIT CMOS MICROCOMPUTER |
| M30830T-EPB | 功能描述:M-SUPPORT TOOL RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 配件 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program RoHS指令信息:IButton RoHS Compliance Plan 標(biāo)準(zhǔn)包裝:1 系列:- 附件類型:USB 至 1-Wire? RJ11 適配器 適用于相關(guān)產(chǎn)品:1-Wire? 設(shè)備 產(chǎn)品目錄頁面:1429 (CN2011-ZH PDF) |
| M30830T-RPD-E | 功能描述:EMULATOR PERSONALITY KIT M16C/80 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 配件 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program RoHS指令信息:IButton RoHS Compliance Plan 標(biāo)準(zhǔn)包裝:1 系列:- 附件類型:USB 至 1-Wire? RJ11 適配器 適用于相關(guān)產(chǎn)品:1-Wire? 設(shè)備 產(chǎn)品目錄頁面:1429 (CN2011-ZH PDF) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。