- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370833 > M30240S9-XXXFP (Mitsubishi Electric Corporation) 16 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor PDF資料下載
參數(shù)資料
| 型號(hào)： | M30240S9-XXXFP |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | 16 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor |
| 中文描述： | 單片16位CMOS微機(jī) |
| 文件頁數(shù)： | 103/142頁 |
| 文件大?。?/td> | 1637K |
| 代理商： | M30240S9-XXXFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁當(dāng)前第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁
1-103
Mitsubishi microcomputers
M30240 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Preliminary Specifications REV. E
Specifications in this manual are tentative and subject to change
UART0 through UART2
2.23.3 Clock-asynchronous serial I/O mode (compliant with the SIM interface)
The SIM interface is used for connecting the microcomputer with a memory card I/C or the like; adding
some extra settings in UART2 clock-asynchronous serial I/O mode allows the user to effect this func-
tion. Table 1.30 shows the specifications of clock-asynchronous serial I/O mode (compliant with the
SIM interface). Figure 1.93 shows the typical transmit/receive timing in UART mode.
Note 1: ‘n’ denotes the value 00
16
to FF
16
that is set to the UARTi bit rate generator.
Note 2: fEXT is input from the CLK2 pin.
Note 3: If an overrun error occurs, the UART2 receive buffer will have the next data written in. Note also that the UARTi
receive interrupt request bit is not set to “1”.
Table 1.30:
Specifications of clock-asynchronous serial I/O mode (compliant with the SIM interface)
Item
Specification
Transfer data
format
Transfer data 8-bit UART mode (bit 2 through bit 0 of address 0378
16
= “1012”)
One stop bit (bit 4 of address 0378
16
= “0”)
With the direct format chosen
Set parity to “even” (bit 5 and bit 6 of address 0378
16
= “1” and “1” respectively)
Set data logic to “direct” (bit 6 of address 037D
16
= “0”).
Set transfer format to LSB (bit 7 of address 037C
16
= “0”).
With the inverse format chosen
Set parity to “odd” (bit 5 and bit 6 of address 0378
16
= “0” and “1” respectively)
Set data logic to “inverse” (bit 6 of address 037D
16
= “1”)
Set transfer format to MSB (bit 7 of address 037C
16
= “1”)
Transfer clock
With the internal clock chosen (bit 3 of address 0378
16
= “0”): fi / 16 (n + 1) (Note 1): fi=f1, f8, f32
With an external clock chosen (bit 3 of address 0378
16
= “1”): fEXT / 16 (n+1) (Note 1) (Note 2)
Transmission /
reception control
Disable the CTS and RTS function (bit 4 of address 037C
16
= “1”)
Other settings
The sleep mode select function is not available for UART2
Set transmission interrupt factor to “transmission completed” (bit 4 of address 037D
16
= “1”)
Transmission
start condition
To start transmission, the following requirements must be met:
- Transmit enable bit (bit 0 of address 037D
16
) = “1”
- Transmit buffer empty flag (bit 1 of address 037D
16
) = “0”
Reception start
condition
To start reception, the following requirements must be met:
- Reception enable bit (bit 2 of address 037D
16
) = “1”
- Detection of a start bit
When transmitting
When data transmission from the UART2 transfer register is completed (bit 4 of address 037D
16
=
“1”)
When receiving
When data transfer from the UART2 receive register to the UART2 receive buffer register is
completed
Error detection
Overrun error (see the specifications of clock-asynchronous serial I/O) (Note 3)
Framing error (see the specifications of clock-asynchronous serial I/O)
Parity error (see the specifications of clock-asynchronous serial I/O)
- On the reception side, an “L” level is output from the TxD2 pin by use of the parity error signal
output function (bit 7 of address 037D
16
= “1”) when a parity error is detected
- On the transmission side, a parity error is detected by the level of input to the RxD2 pin when a
transmission interrupt occurs
The error sum flag (see the specifications of clock-asynchronous serial I/O)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M30245M4-XXXGF | SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30245F4-XXXGF | SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30245M8-XXXGF | SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30245F8-XXXGF | SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30245F8-XXXFP | SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M30240SA | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30240SA-XXXFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30240SC | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30240SC-XXXFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30245 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。