7
Pin Description
M
i
t
s
u
M
S
b
i
s
3
M
h
0
I
C
i
m
2
R
i
1
O
c
r
8
C
o
c
o
G
M
m
p
r
P
u
t
u
T
e
r
p
R
s
o
U
S
I
N
G
L
E
-
C
H
I
P
1
6
-
B
I
T
C
M
O
O
E
Pin Description
V
CC
, V
SS
CNV
SS
X
IN
X
OUT
AV
CC
AV
SS
V
EE
P0
0
/FLD
16
to
P0
7
/FLD
23
P1
0
/FLD
24
to
P1
7
/FLD
31
P2
0
/FLD
32
to
P2
7
/FLD
39
P3
0
/FLD
40
to
P3
7
/FLD
47
P4
0
/FLD
48
to
P4
7
/FLD
56
Signal name
Power supply
input
CNV
SS
Reset input
Clock input
Clock output
Analog power
supply input
pull-down
power source
Output port P0
Output port P1
Output port P2
I/O port P3
I/O port P4
Supply 2.7V(Note1) to 5.5 V to the V
CC
pin. Supply 0 V to the V
SS
pin.
Connect a bypass capacitor across the V
CC
pin and V
SS
pin.
Function
Connect it to the V
SS
pin.
A “L” on this input resets the microcomputer.
These pins are provided for the main clock generating circuit.Connect
a ceramic resonator or crystal between the X
IN
and the X
OUT
pins. To
use an externally derived clock, input it to the X
IN
pin and leave the
X
OUT
pin open.
This pin is a power supply input for the A-D converter. Connect this
pin to V
CC
.
This pin is a power supply input for the A-D converter. Connect this
pin to V
SS
.
This is an 8-bit CMOS output port and high-breakdown-voltage P-
channel open-drain output structure. A pull-down resistor is built in
between port P0 and V
EE
pin. At reset, this port is set to V
EE
level. P0
function as FLD controller output pins as selected by software.
This is an 8-bit output port equivalent to P0. Pins in this port also
function as FLD controller output pins as selected by software.
This is an 8-bit output port equivalent to P0. A pull-down resistor is not
built in between P2 and V
EE
pin (Note2). Pins in this port also function
as FLD controller output pins as selected by software.
This is an 8-bit I/O port. A pull-down resistor is not built in between P3
and V
EE
pin (Note2). It has an input/output port direction register that
allows the user to set each pin for input or output. This is low-voltage
input level, and high-breakdown-voltage P-channel open-drain output
structure. Pins in this port also function as FLD controller output pins as
selected by software.
This is an 8-bit I/O port equivalent to P3. This is low-voltage input level.
P4
0
to P4
3
is high-breakdown-voltage P-channel open-drain output
structure, P4
4
to P4
7
is CMOS output. A pull-down resistor is not built
in between P4(P4
0
to P4
3
) and V
EE
pin (Note2). Pins in this port also
function as FLD controller output pins as selected by software. P4
4
to
P4
7
also function as UART0 I/O pins as selected by software. When
set for input, the user can specify in units of four bits by software
whether or not they are tied to a pull-up resistor.
Pin name
Input
Input
Input
Output
Output
Output
Output
I/O type
Analog power
supply input
Input/output
Input/output
RESET
V
REF
This pin is a reference voltage input for the A-D converter.
Input
Reference
voltage input
Apply voltage supplied to pull-down resistors of ports P0 to P1,P5,P6.
P5
0
/FLD
8
to
P5
7
/FLD
15
Output port P5
This is an 8-bit output port equivalent to P0. Pins in this port also
function as FLD controller output pins as selected by software.
Output
P6
0
/FLD
0
to
P6
7
/FLD
7
Output port P6
This is an 8-bit output port equivalent to P0. Pins in this port also
function as FLD controller output pins as selected by software.
Output