- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370830 > M30201M2 (Mitsubishi Electric Corporation) SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER PDF資料下載
參數(shù)資料
| 型號(hào)： | M30201M2 |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| 中文描述： | 單片16位CMOS微機(jī) |
| 文件頁(yè)數(shù)： | 80/159頁(yè) |
| 文件大?。?/td> | 2319K |
| 代理商： | M30201M2 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)當(dāng)前第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)
Clock synchronous serial I/O mode
80
Unde
deeopmen
Mitsubishi microcomputers
M30201 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
(1) Clock synchronous serial I/O mode
The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. (See Table
1.26.) Figure 1.65 shows the UART0 transmit/receive mode register.
Table 1.26. Specifications of clock synchronous serial I/O mode
Item
Transfer data format
Transfer clock
Specification
Transfer data length: 8 bits
When internal clock is selected (bit 3 at address 03A0
16
= “0”) : fi/ 2(n+1)
(Note 1)
fi = f
1
, f
8
, f
32
, fc
When external clock is selected (bit 3 at address 03A0
16
= “1”) : Input from CLK0 pin
To start transmission, the following requirements must be met:
_
Transmit enable bit (bit 0 at address 03A5
16
) = “1”
_
Transmit buffer empty flag (bit 1 at addresses 03A5
16
) = “0”
Furthermore, if external clock is selected, the following requirements must also be met:
_
CLK0 polarity select bit (bit 6 at address 03A4
16
) = “0”: CLK0 input level = “H”
_
CLK0 polarity select bit (bit 6 at address 03A4
16
) = “1”: CLK0 input level = “L”
To start reception, the following requirements must be met:
_
Receive enable bit (bit 2 at address 03A5
16
) = “1”
_
Transmit enable bit (bit 0 at address 03A5
16
) = “1”
_
Transmit buffer empty flag (bit 1 at address 03A5
16
) = “0”
Furthermore, if external clock is selected, the following requirements must also be met:
_
CLK0 polarity select bit (bit 6 at address 03A4
16
) = “0”: CLK0 input level = “H”
_
CLK0 polarity select bit (bit 6 at address 03A4
16
) = “1”: CLK0 input level = “L”
When transmitting
_
Transmit interrupt cause select bit (bit 0 at address 03B0
16
) = “0”: Interrupts re-
quested when data transfer from UART0 transfer buffer register to UART0 transmit
register is completed
_
Transmit interrupt cause select bit (bit 0 at address 03B0
16
) = “1”: Interrupts re-
quested when data transmission from UART0 transfer register is completed
When receiving
_
Interrupts requested when data transfer from UART0 receive register to UART0
receive buffer register is completed
Overrun error (Note 2)
This error occurs when the next data is ready before contents of UART0receive
buffer register are read out
CLK polarity selection
Whether transmit data is output/input at the rising edge or falling edge of the trans-
fer clock can be selected
LSB first/MSB first selection
Whether transmission/reception begins with bit 0 or bit 7 can be selected
Continuous receive mode selection
Reception is enabled simultaneously by a read from the receive buffer register
Transfer clock output from multiple pins selection
UART0 transfer clock can be chosen by software to be output from one of the two
pins set
Transmission start
condition
Reception start
conditio
Interrupt request
generation timing
Error detection
Select function
Note 1: “n” denotes the value 00
16
to FF
16
that is set to the UART bit rate generator.
Note 2: If an overrun error occurs, the UART0 receive buffer will have the next data written in. Note also that the
UART0 receive interrupt request bit is not set to “1”.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M30201M2T | SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30201M4 | SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30201M4T | SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30201M4-114FP | SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30218MA | 5V High-Speed RS-232 Transceivers with 0.1uF Capacitors |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M30201M2T | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30201M2T-XXXFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30201M2T-XXXSP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30201M2-XXXFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30201M2-XXXSP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。