參數(shù)資料
型號(hào): M295V400T-55N6R
廠商: 意法半導(dǎo)體
英文描述: 4 Mbit 512Kb x8 or 256Kb x16, Boot Block Single Supply Flash Memory
中文描述: 4兆位512KB的x8或256Kb的x16插槽,啟動(dòng)座單電源閃存
文件頁(yè)數(shù): 7/34頁(yè)
文件大?。?/td> 231K
代理商: M295V400T-55N6R
DEVICE OPERATIONS
See Tables 4, 5 and 6.
Read.
Read operations are used to output the
contents of the Memory Array, the Electronic Sig-
nature,the StatusRegister or the Block Protection
Status. Both Chip Enable E and OutputEnable G
must be low in order to read the output of the
memory.
Write.
Writeoperationsare usedto giveInstruction
Commands to the memoryor to latchinput datato
be programmed. Awriteoperationis initiatedwhen
Chip Enable E is Low and Write Enable W is Low
with Output EnableG High.Addresses arelatched
onthe fallingedge of W orE whicheveroccurslast.
CommandsandInputDataarelatchedontherising
edge of W orE whichever occurs first.
OutputDisable.
Thedataoutputsare highimped-
ance when the Output Enable G isHigh with Write
EnableW High.
Standby.
The memory is in standby when Chip
Enable E isHigh and the P/E.C.is idle. The power
consumption is reduced to the standby level and
the outputs are high impedance, independent of
the OutputEnable G or WriteEnable W inputs.
Automatic Standby.
After 150ns of bus inactivity
and when CMOSlevelsare drivingthe addresses,
the chip automatically enters a pseudo-standby
modewhere consumption is reducedto theCMOS
standby value, while outputs still drive the bus.
Electronic Signature.
Two codes identifying the
manufacturer andthedevicecanbe read fromthe
memory. The manufacturer’s code for STMi-
croelectronics is20h,the devicecodeis D5hforthe
M29F400T (Top Boot) and D6h for the M29F400B
(Bottom Boot). These codes allow programming
equipment or applications to automatically match
their interface to the characteristics of the
M29F400. The ElectronicSignature is output by a
Read operation when the voltage applied to A9 is
at V
ID
and addressinputsA1 isLow.The manufac-
turer code is output when the Address input A0 is
Low and the device code when this input is High.
Other Address inputs are ignored. The codes are
output on DQ0-DQ7.
The ElectronicSignaturecan alsobe read,without
raisingA9 to V
ID
, by giving thememory the Instruc-
tion AS. If the Byte-wide configuration is selected
thecodesareoutputonDQ0-DQ7with DQ8-DQ14
at High impedance; if theWord-wide configuration
is selected thecodesare output onDQ0-DQ7with
DQ8-DQ15 at 00h.
Block Protection.
Each block can be separately
protected against Program or Erase on program-
ming equipment. Block protection provides addi-
tional data security, as it disables all program or
eraseoperations. Thismodeisactivatedwhenboth
A9 and G are raised to V
ID
and an address in the
blockis appliedon A12-A17. The Block Protection
algorithm is showninFigure14.Blockprotection is
initiated on the edge of W fallingto V
IL
. Then after
a delayof 100
μ
s, the edge of W rising to V
IH
ends
the protection operations. Blockprotection verifyis
achieved by bringing G, E, A0andA6to V
IL
and A1
to V
IH
, whileW isat V
IH
andA9at V
ID
. Underthese
conditions, reading the data output willyield 01h if
the block defined by the inputs on A12-A17 is
protected. Any attempt to program or erase a pro-
tected block will be ignored by the device.
Block Temporary Unprotection.
Any previously
protected block can be temporarily unprotected in
orderto changestoreddata.The temporaryunpro-
tection mode is activated by bringing RP to V
ID
.
During the temporary unprotection mode the pre-
viously protected blocks are unprotected. A block
can be selected and data can be modified by
executingtheEraseor Programinstructionwiththe
RPsignalheld at V
ID
. When RP isreturned to V
IH
,
all the previously protected blocks are again pro-
tected.
Block Unprotection.
All protected blocks can be
unprotected on programming equipment to allow
updating of bit contents. All blocks must first be
protected before the unprotection operation. Block
unprotection is activatedwhen A9, G and E are at
V
ID
and A12, A15 at V
IH
. The Block Unprotection
algorithm is shown in Figure 15. Unprotection is
initiatedby theedgeof Wfallingto V
IL
.Aftera delay
of 10ms, the unprotection operation will end. Un-
protection verifyis achievedbybringing G and E to
V
IL
while A0 is at V
IL
, A6 and A1 are at V
IH
and A9
remains at V
ID
. In these conditions, reading the
outputdata willyield00h ifthe blockdefinedby the
inputsA12-A17 has beensuccesfully unprotected.
Eachblock mustbe separately verifiedbygivingits
addressin order to ensure that it has been unpro-
tected.
7/34
M29F400T, M29F400B
相關(guān)PDF資料
PDF描述
M295V800AB90M1T Circular Connector; No. of Contacts:37; Series:JT02R; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:14; Circular Contact Gender:Socket; Circular Shell Style:Box Mount Receptacle; Insert Arrangement:14-35
M29DW128F60NF1 128 Mbit (16Mb x8 or 8Mb x16, Multiple Bank, Page, Boot Block) 3V Supply, Flash Memory
M29DW128F60NF1E 128 Mbit (16Mb x8 or 8Mb x16, Multiple Bank, Page, Boot Block) 3V Supply, Flash Memory
M29DW128F60NF1F 128 Mbit (16Mb x8 or 8Mb x16, Multiple Bank, Page, Boot Block) 3V Supply, Flash Memory
M29DW128F60NF1T 128 Mbit (16Mb x8 or 8Mb x16, Multiple Bank, Page, Boot Block) 3V Supply, Flash Memory
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M295V400T-55N6TR 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:4 Mbit 512Kb x8 or 256Kb x16, Boot Block Single Supply Flash Memory
M295V400T-70M1R 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:4 Mbit 512Kb x8 or 256Kb x16, Boot Block Single Supply Flash Memory
M295V400T-70M1TR 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:4 Mbit 512Kb x8 or 256Kb x16, Boot Block Single Supply Flash Memory
M295V400T-70M3R 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:4 Mbit 512Kb x8 or 256Kb x16, Boot Block Single Supply Flash Memory
M295V400T-70M3TR 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:4 Mbit 512Kb x8 or 256Kb x16, Boot Block Single Supply Flash Memory