- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377801 > M13S64164A-6TG (ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC) 1M x 16 Bit x 4 Banks Double Data Rate SDRAM PDF資料下載
參數(shù)資料
| 型號： | M13S64164A-6TG |
| 廠商： | ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC |
| 元件分類： | DRAM |
| 英文描述： | 1M x 16 Bit x 4 Banks Double Data Rate SDRAM |
| 中文描述： | 4M X 16 DDR DRAM, 0.7 ns, PDSO66 |
| 封裝： | 0.400 X 0.875 INCH, 0.65 MM PITCH, LEAD FREE, TSOP2-66 |
| 文件頁數(shù)： | 15/49頁 |
| 文件大?。?/td> | 1526K |
| 代理商： | M13S64164A-6TG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
ES MT
Preliminary
M13S64164A
Elite Semiconductor Memory Technology Inc.
Publication Date : Jul. 2007
Revision : 0.3 15/49
Row Active
The Bank Activation command is issued by holding CAS and
WE
high with CS and RAS low at the rising edge of the
clock (CLK). The DDR SDRAM has four independent banks, so two Bank Select addresses (BA0, BA1) are required. The Bank
Activation command to the first read or write command must meet or exceed the minimum of RAS to CAS delay time (t
RCD
min).
Once a bank has been activated, it must be precharged before another Bank Activation command can be applied to the same bank.
The minimum time interval between interleaved Bank Activation command (Bank A to Bank B and vice versa) is the Bank to Bank
delay time (t
RRD
min).
Bank Activation Command Cycle (
CAS
Latency = 3)
Read Bank
This command is used after the row activate command to initiate the burst read of data. The read command is initiated by
activating CS , CAS , and deasserting
WE
at the same clock sampling (rising) edge as described in the command truth table.
The length of the burst and the CAS latency time will be determined by the values programmed during the MRS command.
Write Bank
This command is used after the row activate command to initiate the burst write of data. The write command is initiated by
activating CS , CAS , and
WE
at the same clock sampling (rising) edge as describe in the command truth table. The length of
the burst will be determined by the values programmed during the MRS command.
A d dr es s
0
1
2
C o m m a n d
B a n k A
R o w Ad d r .
B a n k A
Co l . A d d r .
RBank A
B a n k B
R o w Ad d r .
B a n k A
N O P
W r i t e A
w i t h Au t o
B a n k B
A c t i v a t e
N O P
B a n k A
A c t i v a t e
R A S - C A S d e l a y (
t
R C D
)
R A S - R A S d e l a y (
t
R R D
)
R O W C y c l e T i m e (
t
R C
)
: Don't Care
C L K
C L K
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M14256 | Memory Card IC 256K Bit Serial IIC Bus EEPROM(256K位串行IIC總線EEPROM) |
| M145026 | REMOTE CONTROL ENCODER/DECODER CIRCUIT |
| M145026B1 | REMOTE CONTROL ENCODER/DECODER CIRCUIT |
| M145026D | REMOTE CONTROL ENCODER/DECODER CIRCUIT |
| M145027 | REMOTE CONTROL ENCODER/DECODER CIRCUIT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M13S64164A-6TIG | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:1M x 16 Bit x 4 Banks Double Data Rate SDRAM |
| M13S64322A | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:512K x 32 Bit x 4 Banks Double Data Rate Synchronous DRAM |
| M-14 | 功能描述:TERM BARRIER 14CIRC DUAL ROW RoHS:是 類別:連接器，互連式 >> 接線座 - 隔板塊 系列:M 標(biāo)準(zhǔn)包裝:10 系列:Beau™ 38780 端接塊類型:阻隔塊 電路數(shù):15 導(dǎo)線入口數(shù)目:30 間距:0.438"（11.12mm） 行數(shù):2 電流:15A 電壓:300V 線規(guī):14-22 AWG 頂部端子:螺釘 底部端子:焊片 阻擋層類型:雙壁（雙） 特點(diǎn):法蘭 顏色:黑 包裝:散裝 安裝類型:通孔 工作溫度:- 材料 - 絕緣體:聚對苯二甲酸丁二酯（PBT），玻璃纖維增強(qiáng)型 材料可燃性額定值:UL94 V-0 其它名稱:038780-111538780-1115387801115 |
| M140 | 功能描述:CUTTER SIZE 4 OVAL 制造商:swanstrom tools usa 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1 |
| M14001000300G | 制造商:Pentair Technical Products / Hoffman 功能描述:2-dr Wall-Mt IP55 w/ 2 G.Pl |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。