- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369886 > LXT971ABE LAN TRANSCEIVER|SINGLE|CMOS|BGA|64PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號(hào)： | LXT971ABE |
| 英文描述： | LAN TRANSCEIVER|SINGLE|CMOS|BGA|64PIN|PLASTIC |
| 中文描述： | 網(wǎng)絡(luò)收發(fā)器|單|的CMOS | BGA封裝| 64管腳|塑料 |
| 文件頁數(shù)： | 30/68頁 |
| 文件大?。?/td> | 1177K |
| 代理商： | LXT971ABE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
LXT9784
—
Low-Power Octal PHY
30
Datasheet
The PHYs can individually auto-negotiate with their link partners, and thereby auto-configure their
speeds of operation. The MDI/MDIX auto-switching configuration is done prior to Auto-
Negotiation.
The RMII or SMII mode is selected by mode select balls MODE<2:0>.
Three balls select the general operation of the device.
Table 11
shows the balls settings for the
different modes of operation.
2.3
100BASE-TX Mode
2.3.1
100BASE-TX Receiver
Each receive subsection of the LXT9784 PHYs accepts 100BASE-TX MLT-3 data on TPIP
n
and
TPIN
n
(where
“
n
”
is the port number). Due to the advanced digital signal processing design
techniques employed, the PHYs accurately receive valid data from CAT5 UTP and type 1 STP
cable over distances well in excess of 100 meters.
2.3.1.1
Digital Adaptive Equalizer
The distorted MLT-3 signal at the end of the wire is restored by the equalizer. The equalizer filter
coefficients are digitally adapted based on the shape of the received signal, equalizing the signal to
exceed IEEE specification bit error rate (BER) performance for transmission over 100 meters of
CAT 5 twisted pair.
2.3.1.2
Receive Clock and Data Recovery
The clock recovery circuit uses advanced DSP technology to compensate for signal distortion and
jitter. The circuitry recovers the 125 MHz clock and data from the equalizer output and presents the
data to the NRZI-to-NRZ converter.
Table 11. LXT9784 Modes of Operation
Mode Pins
MII
Mode
MCLK
Frequency
2
1
1
0
0
0
0
Reserved
0
0
1
RMll
50 MHz
0
1
0
SMII
125 MHz
0
1
1
Reserved
1
0
0
Reserved
1
0
1
Reserved
1
1
0
Reserved
1
1
1
Manufacturing
Test Mode
1. MODE 2 pin must be set to zero for normal operation.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LXT971ALC | LAN TRANSCEIVER|SINGLE|CMOS|QFP|64PIN|PLASTIC |
| LXT971ALE | LAN TRANSCEIVER|SINGLE|CMOS|QFP|64PIN|PLASTIC |
| LXT974QC | LAN Transceiver |
| LXT975QC | LAN Transceiver |
| LXT9761 | Interface IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LXT971ALC | 制造商:Intel 功能描述:LAN Transceiver, Single, 64 Pin, Plastic, QFP 制造商:Intellon Corporation 功能描述:LAN Transceiver, Single, 64 Pin, Plastic, QFP 制造商:Level One 功能描述:LAN Transceiver, Single, 64 Pin, Plastic, QFP |
| LXT971ALE | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:3.3V Dual-Speed Fast Ethernet PHY Transceiver |
| LXT971LC | 制造商:Intel 功能描述: |
| LXT972A | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:3.3V Dual-Speed Fast Ethernet Transceiver Datasheet |
| LXT972ALC | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:3.3V Dual-Speed Fast Ethernet Transceiver Datasheet |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。