- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377798 > LXT6234 (Intel Corp.) E-Rate Multiplexer PDF資料下載
參數(shù)資料
| 型號： | LXT6234 |
| 廠商： | Intel Corp. |
| 英文描述： | E-Rate Multiplexer |
| 中文描述： | 電子速率復(fù)用器 |
| 文件頁數(shù)： | 1/24頁 |
| 文件大?。?/td> | 327K |
| 代理商： | LXT6234 |
LXT6234
E-Rate Multiplexer
Datasheet
The LXT6234 E-Rate Multiplexer is a single-chip solution for multiplexing four tributary
channels into a single high speed data stream and for demultiplexing a high speed data stream
back to four tributary channels. All of the necessary circuitry is integrated into the LXT6234 E-
Rate Multiplexer; there is no need for an external framing device.
The LXT6234 E-Rate Multiplexer conforms to both the (ITU) G.742 and (ITU) G.751
multiplexing formats defined by the International Telecommunications Union (ITU; formerly
known as CCITT): G.742 recommendation for multiplexing four E1 channels into an E2 frame;
and the G.751 recommendation for multiplexing four E2 channels into an E3 frame.
The LXT6234 E-Rate Multiplexer also encodes and decodes HDB3 zero suppression line coding
used on E1, E2, and E3 signals. The coder and decoder input/output pins are externally
accessible, allowing either HDB3 or NRZ (non-return-to-zero) I/O to the multiplexer. The
LXT6234 E-Rate Multiplexer can also serve as a five channel HDB3 coder and decoder.
Applications
Product Features
n
E1/E2 Multiplexer (2/8 Mbit/s)
n
E2/E3 Multiplexer (8/34 Mbit/s)
n
E1/E3 Multiplexer (2/34 Mbit/s)
n
Digital Loop Carrier (DLC) Terminal
n
Add / Drop Multiplexers (ADM)
n
4 - to - 1 Non-Standard Multiplexer
n
Performs four-E1 to one-E2, or four-E2 to
one-E3 multiplexing. Five ICs will
implement a sixteen-E1 to one-E3
multiplexer.
n
Fully compliant with the G.742 and G.751
ITU recommendations. Fully compliant
with G.703 when used with LXT305/332
Line Interface.
n
A robust frame-acquisition and frame-
holding algorithm minimizes frame
slippage, acquires and holds frame below
10
-2
bit error rate.
n
Four auxiliary low speed data or flag
channels are available via the Stuffing Bits
on each tributary channel.
n
Access to the Alarm bit and the National
bit. These can be used as recommended by
ITU or for proprietary use.
n
Five independent HDB3 CODECs allow
multiplexer I/O in either HDB3 or NRZ
formats. The LXT6234 can also function as
a stand alone five-channel HDB3
transcoder.
As of January 15, 2001, this document replaces the Level One document
LXT6234 E-Rate Multiplexer Datasheet
.
Order Number: 249301-001
January 2001
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LXT901 | 8QLYHUVDO (WKHUQHW 7UDQVFHLYHU |
| LXT901A | 8QLYHUVDO (WKHUQHW 7UDQVFHLYHU |
| LXT907A | 8QLYHUVDO (WKHUQHW 7UDQVFHLYHU |
| LXT902 | Ethernet Twisted-Pair Media Attachment Unit |
| LXT902NC | Ethernet Twisted-Pair Media Attachment Unit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LXT6251A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ATM/SONET MAPPER|CMOS|QFP|208PIN|PLASTIC |
| LXT901 | 制造商:LVL1 制造商全稱:LVL1 功能描述:8QLYHUVDO (WKHUQHW 7UDQVFHLYHU |
| LXT901/LXT907 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LXT901. LXT907 - Design Guide for LXT901/907 Ethernet Interface Connection to Motorola MC68EN360 Controller |
| LXT901A | 制造商:LVL1 制造商全稱:LVL1 功能描述:8QLYHUVDO (WKHUQHW 7UDQVFHLYHU |
| LXT901ALC | 制造商:LEVEL ONE 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。