參數(shù)資料
型號: LXT334&LXT304A
英文描述: LXT334 & LXT304A - LXT334 & LXT304A ?Low Cost & High Performance Quad E1 Interface Solution
中文描述: LXT334
文件頁數(shù): 8/32頁
文件大?。?/td> 395K
代理商: LXT334&LXT304A
LXT331
Dual T1/E1 Line Interface Unit
8
Datasheet
16
10
TVCC0
S
+ 5 VDC Power Supply, Port 0 Transmit Driver.
TVCC0 must not vary from TVCC1
or VCC by more than ± 0.3 V.
17
11
TRING0
AO
Transmit Ring, Port 0
. The TTIP and TRING pins are differential driver outputs
designed to drive a 35-200
load. Line matching resistors and transformers can be
selected to give the desired pulse height.
18
19
12
13
MTIP0
MRING0
AI
AI
Monitor Tip and Ring, Port 0
. These pins monitor tip and ring outputs of either its
own, or those of an adjacent LXT331 on the same board. If the application does not
use this feature, tie one of these pins to a clock source and the other to a mid-level
(referenced to the clock signal) voltage. The clock frequency can range from 100 kHz
to the TCLK frequency.
20
14
DPM0
DO
Driver Performance Monitor, Port 0
. Goes High to indicate the detection of 63
consecutive zeros. Goes Low upon the receipt of a one on the transmit monitor loop
(MTIP/MRING).
21
22
15
16
RTIP0
RRING0
AI
AI
Receive Tip and Ring, Port 0
. RTIP and RRING comprise the receive line interface.
This input pair should be connected to the line through a 1:1 transformer.
23
17
DFM0
DO
Driver Fail Monitor, Port 0
. Goes High to indicate a driver output short condition.
24
25
18
19
RRING1
RTIP1
AI
AI
Receive Tip and Ring, Port 1
. Refer to RRING0 and RTIP0 pins.
26
20
DPM1
DO
Driver Performance Monitor
,
Port 1
. Refer to DPM0 pin.
27
28
21
22
MRING1
MTIP0
AI
Monitor Tip and Ring, Port 1
. Refer to MRING0 and MTIP0 pins.
29
23
TRING1
AO
Transmit Ring, Port 1
. Refer to TRING0 pin.
30
24
TVCC1
S
+ 5 VDC Power Supply, Port 1 Transmit Driver.
TVCC1 must not deviate from
TVCC0 or VCC by more than ± 0.3 V.
31
25
TGND1
S
Ground, Port 1 Transmit Driver.
Ground return for TVCC1 power supply.
32
26
TTIP1
AO
Transmit Tip, Port 1
. Refer to TTIP0 pin.
33
27
VCC
S
+ 5 VDC Power Supply Input for All Circuits Except Transmit Drivers.
34
28
DFM1
DO
Driver Fail Monitor, Port 1
. Refer to DFM0 pin.
35
29
SPE
DI
Serial Port Enable
(Host mode)
. SPE must be clocked with MCLK, TCLK0 or
TCLK1 to enable Host mode control through the serial port.
LEN01
DI
Line Length Equalizer 0, Port 1
(Hardware mode)
.
Determines the shape and
amplitude of the transmit pulse. Refer to
Table 2 on page 12
36
30
INT1
DO
Interrupt, Port 1
(Host mode).
Refer to INT0 pin.
LEN11
DI
Line Length Equalizer 1, Port 1
(Hardware mode)
.
Determines the shape and
amplitude of the transmit pulse. Refer to
Table 2 on page 12
37
31
PS1
DI
Port Select, Port 1
(Host mode)
. Refer to PS0 pin.
LEN21
DI
Line Length Equalizer 2, Port 1
(Hardware mode)
.
Determines the shape and
amplitude of the transmit pulse. Refer to
Table 2 on page 12
38
32
SDO
DO
Serial Data Output
(Host mode)
.
Read data from the LXT331 registers are output on
this pin. When CLKE is High, SDO is valid on the rising edge of SCLK. When CLKE is
Low, SDO is valid on the falling edge of SCLK.
TAOS1
DI
Transmit All Ones Enable, Port 1
(Hardware mode)
.
Refer to TAOS0 pin.
Table 1. Pin Descriptions (Continued)
Pin
PLCC
Pin
QFP
Symbol
I/O
1
Description
1. DI = Digital Input; DO = Digital Output; DI/O = Digital Input/Output; AI = Analog Input; AO = Analog Output; S = Power
Supply
相關(guān)PDF資料
PDF描述
LXT336QE PCM RECEIVER|QUAD|CEPT PCM-30/E-1|CMOS|QFP|64PIN|PLASTIC
LXT350PE PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|LDCC|28PIN|PLASTIC
LXT361LE Telecommunication IC
LXT361PE Telecommunication IC
LXT362LE PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LXT335 制造商:LVL1 制造商全稱:LVL1 功能描述:Quad Short Haul PCM Analog Interface
LXT336QE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM RECEIVER|QUAD|CEPT PCM-30/E-1|CMOS|QFP|64PIN|PLASTIC
LXT350 制造商:LVL1 制造商全稱:LVL1 功能描述:Integrated T1/E1 S/H Transceivers With Crystal-less Jitter Attenuation
LXT350PE 制造商:Intel 功能描述:
LXT350QE 制造商:LEVEL1 功能描述: