- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369885 > LXT334&LXT304A LXT334 & LXT304A - LXT334 & LXT304A ?Low Cost & High Performance Quad E1 Interface Solution PDF資料下載
參數(shù)資料
| 型號： | LXT334&LXT304A |
| 英文描述： | LXT334 & LXT304A - LXT334 & LXT304A ?Low Cost & High Performance Quad E1 Interface Solution |
| 中文描述： | LXT334 |
| 文件頁數(shù)： | 27/32頁 |
| 文件大小： | 395K |
| 代理商： | LXT334&LXT304A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁
Dual T1/E1 Line Interface Unit
—
LXT331
Datasheet
27
Peak detector squelch level
-
226
-
mV
Data decision threshold
DSX-1
63
70
77
% peak
E1
43
50
57
% peak
Table 12. LXT331 Master Clock and Transmit Timing Characteristics
(See
Figure 14
)
Parameter
Sym
Min
Typ
1
Max
Unit
Master clock frequency
DSX-1
MCLK
-
1.544
-
MHz
E1
MCLK
-
2.048
-
MHz
Master clock tolerance
MCLKt
-
± 50
-
ppm
Master clock duty cycle
MCLKd
10
-
90
%
Transmit clock frequency
DSX-1
TCLK
-
1.544
-
MHz
E1
TCLK
-
2.048
-
MHz
Transmit clock tolerance
TCLKt
-
± 50
-
ppm
Transmit clock duty cycle
TCLKd
10
-
90
%
TPOS/TNEG to TCLK setup time
tSUT
25
-
-
ns
TCLK to TPOS/TNEG Hold time
tHT
25
-
-
ns
1. Typical figures are at 25
°
C and are for design aid only; not guaranteed and not subject to production testing.
Figure 14. LXT331 Transmit Clock Timing
Table 13. LXT331 Receive Characteristics
(See
Figure 15
)
Parameter
Sym
Min
Typ
1
Max
Unit
Test Conditions
PMRK/NMRK pulse width
T1
tMPW
-
324
-
ns
E1
tMPW
-
244
-
ns
Receiver throughput delay
tRXD
-
65
-
ns
3.0 V pulse
1. Typical figures are at 25
°
C and are for design aid only; not guaranteed and not subject to production testing.
Table 11. Analog Specifications
(Over Recommended Operating Range) (Continued)
Parameter
Min
Typ
1
Max
Unit
Test Conditions
1. Typical figures are at 25
°
C and are for design aid only; not guaranteed and not subject to production testing.
2. Input signal at TCLK is jitter-free.
3. Not production tested, but guaranteed by design and other correlation methods.
t
SUT
t
HT
TCLK
TPOS
TNEG
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LXT336QE | PCM RECEIVER|QUAD|CEPT PCM-30/E-1|CMOS|QFP|64PIN|PLASTIC |
| LXT350PE | PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|LDCC|28PIN|PLASTIC |
| LXT361LE | Telecommunication IC |
| LXT361PE | Telecommunication IC |
| LXT362LE | PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LXT335 | 制造商:LVL1 制造商全稱:LVL1 功能描述:Quad Short Haul PCM Analog Interface |
| LXT336QE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM RECEIVER|QUAD|CEPT PCM-30/E-1|CMOS|QFP|64PIN|PLASTIC |
| LXT350 | 制造商:LVL1 制造商全稱:LVL1 功能描述:Integrated T1/E1 S/H Transceivers With Crystal-less Jitter Attenuation |
| LXT350PE | 制造商:Intel 功能描述: |
| LXT350QE | 制造商:LEVEL1 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。