- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369872 > LU3X54FTL QUAD-FET for 10Base-T/100Base-TX/FX PDF資料下載
參數(shù)資料
| 型號(hào)： | LU3X54FTL |
| 英文描述： | QUAD-FET for 10Base-T/100Base-TX/FX |
| 中文描述： | 四核10Base-T/100Base-TX/FX場效應(yīng)管 |
| 文件頁數(shù)： | 35/54頁 |
| 文件大小： | 677K |
| 代理商： | LU3X54FTL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當(dāng)前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
Lucent Technologies Inc.
35
Data Sheet
July 2000
LU3X54FT
QUAD-FET for 10Base-T/100Base-TX/FX
MII Station Management
(continued)
Management Registers (MR)
(continued)
Table 17. MR6—Autonegotiation Expansion Register Bit Descriptions
1. Note that the format for the bit descriptions is as follows: the first number is the register number, the second number is the bit position in the
register, and the name of the instantiated pad is in capital letters.
2. R = read, LH = latched high.
Table 18. MR7—Next-Page Transmit Register Bit Descriptions
1. Note that the format for the bit descriptions is as follows: the first number is the register number, the second number is the bit position in the
register, and the name of the instantiated pad is in capital letters.
2. R = read, W = write.
Register/Bit
1
6.15:5 (RESERVED)
6.4 (PAR_DET_FAULT)
Type
2
R
R/LH
Description
Reserved.
Parallel Detection Fault.
When this bit is set to 1, it indicates that a fault has
been detected in the parallel detection function. This fault is due to more than
one technology detecting concurrent link conditions. This bit can only be
cleared by reading this register.
Link Partner Next Page Able.
When this bit is set to 1, it indicates that the
link partner supports the next-page function.
Next Page Able.
This bit is set to 1, indicating that this device supports the
next-page function.
Page Received.
When this bit is set to 1, it indicates that a NEXT_PAGE has
been received.
Link Partner Autonegotiation Capable.
When this bit is set to 1, it indicates
that the link partner is autonegotiation capable.
6.3
(LP_NEXT_PAGE_ABLE)
6.2 (NEXT_PAGE_ABLE)
R
R
6.1 (PAGE_REC)
R/LH
6.0 (LP_NWAY_ABLE)
R
Register/Bit
1
7.15 (NEXT_PAGE)
Type
2
R/W
Description
Next Page.
This bit indicates whether or not this is the last NEXT_PAGE to be transmit-
ted. When this bit is 0, it indicates that this is the last NEXT_PAGE. When this bit is 1, it
indicates there is an additional NEXT_PAGE.
Acknowledge.
This bit is the acknowledge bit from the link code word.
Message Page.
This bit is used to differentiate a message page from an unformatted
page. When this bit is 0, it indicates an unformatted page. When this bit is 1, it indicates
a formatted page.
Acknowledge 2.
This bit is used by the next-page function to indicate that a device has
the ability to comply with the message. It is set as follows:
7.14 (ACK)
7.13 (MESSAGE)
R
R/W
7.12 (ACK2)
R/W
I
When this bit is 0, it indicates the device cannot comply with the message.
I
When this bit is 1, it indicates the device will comply with the message.
Toggle.
This bit is used by the arbitration function to ensure synchronization with the link
partner during next-page exchange.
This bit will always take the opposite value of the toggle bit in the previously exchanged
link code word:
7.11 (TOGGLE)
R
I
If the bit is a logic 0, the previous value of the transmitted link code word was a logic 1.
I
If the bit is a 1, the previous value of the transmitted link code word was a 0.
The initial value of the toggle bit in the first next-page transmitted is the inverse of the
value of bit 11 in the base link code word, and may assume a value of 1 or 0.
Message/Unformatted Code Field.
With these 11 bits, there are 2048 possible mes-
sages. Message code field definitions are described in annex 28C of the IEEE802.3u
standard.
7.10:0 (MCF)
R/W
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LU3X54FTL-HS208-DB | QUAD-FET for 10Base-T/100Base-TX/FX |
| LU3X54FT | Quad-FET (Fast Ethernet Transceiver) for 10Base-T/100Base-TX/FX(應(yīng)用于10基數(shù)-T和100基數(shù)-TX/FX的四快速以太網(wǎng)收發(fā)器) |
| LU5X34F | Quad Gigabit Ethernet Transceiver |
| LU5X34F | Quad Gigabit Ethernet Transceiver(千兆位以太網(wǎng)四收發(fā)器) |
| LUCL8551AAU | Subscriber Line Interface Circuit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LU3X54FTLHS208 | 制造商:Alcatel-Lucent 功能描述:3X54FTLHS208 |
| LU3X54FTL-HS208-DB | 制造商:AGERE 制造商全稱:AGERE 功能描述:QUAD-FET for 10Base-T/100Base-TX/FX |
| LU3X54FTLHS208-DB | 制造商:Alcatel-Lucent 功能描述:3X54FTLHS208-DB |
| LU400 | 制造商:MA-COM 制造商全稱:M/A-COM Technology Solutions, Inc. 功能描述:NEMA Cabinet Legs |
| LU400/D | 制造商:OSRAM 功能描述:400W MOGUL BASED GENERAL LIGHTING HIGH PRESSURE SODIUM LAMP, COATED, DAYLIGHT, U |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。