參數(shù)資料
型號： LTC4240IGN#TRPBF
廠商： Linear Technology
文件頁數(shù)： 9/28頁
文件大?。?/td> 493K
描述： IC CTRLR HOTSWAP CPCI I2C 28SSOP
標準包裝： 2,500
類型： 熱交換控制器
應用： CompactPCI?
內(nèi)部開關： 無
電源電壓： 3.3V，5V，±12V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 28-SSOP（0.154"，3.90mm 寬）
供應商設備封裝： 28-SSOP
包裝： 帶卷 (TR)
LTC4240
9
4240f
long pin must be connected to 3V
IN
 to ensure precharge
output. See Input Transient Protection section.
3V
SENSE
 (Pin 23): 3.3V Current Limit Sense. A sense
resistor placed between 3V
IN
 and 3V
SENSE
 determines the
current limit for this supply. A foldback feature makes the
current limit decrease as the voltage at the 3V
OUT
 pin
approaches 0V. To disable current limit, 3V
SENSE
 and 3V
IN
must be tied together.
3V
OUT
 (Pin 24): 3.3V Output Sense. The PWRGD pin
cannot pull low until the 3V
OUT
 pin voltage exceeds 2.9V.
If no 3.3V input supply is available, tie the 3V
OUT
 pin to the
5V
OUT
 pin. When the power switches are turned off, a
150& resistor pulls 3V
OUT
 to ground.
V
EEOUT
 (Pin 25): 12V Supply Output. An internal 1&
switch is connected between V
EEIN
 and V
EEOUT
. V
EEOUT
must exceed 10.5V before the PWRGD pin pulls low.
When the power switches are turned off, a 650& resistor
pulls V
EEOUT
 to ground.
12V
OUT
 (Pin 26): 12V Supply Output. A 0.5& switch is
connected between 12V
IN
  and 12V
OUT
. 12V
OUT
  must
exceed 11.1V before the PWRGD pin can pull low. When
the power switches are turned off, a 430& resistor pulls
12V
OUT
 to ground.
RESETIN (Pin 27): PCI Reset Input. Connect the CPCI
PCI_RST# signal to the RESETIN pin. Pulling RESETIN low
will cause RESETOUT to pull low. Note that the I
2
C
RESETIN latch output can also set RESETOUT. Do not
float.
OFF/ON (Pin 28):  OFF/ON  Input.  Connect  the  CPCI
BD_SEL# signal to the OFF/ON pin. When the OFF/ON pin
is pulled low, the GATE pin is pulled high by a 65礎 current
source and the internal 12V and 12V switches are turned
on. When the OFF/ON pin is pulled high, the GATE pin will
be pulled to ground by a 200礎 current source and the 12V
and 12V switches turn off.
Cycling the OFF/ON pin high and low will reset a tripped
circuit breaker and start a new power-up sequence. The
I
2
C OFF/ON latch output can also be used to reset the
electronic circuit breaker. Do not float.
node. An external 1k resistor between the transistors base
and 3V
IN
 is needed.
PRECHARGE (Pin 18): Precharge Monitor Input. An inter-
nal error amplifier servos the DRIVE pin voltage to keep the
precharge node at 1V. Becomes valid when long 5V and
3.3V power pins make contact .Tie pins 17 and 18 together
if precharge function is unused.
GATE (Pin 19): High Side Gate Drive for the External 3.3V
and 5V N-Channel Power Transistors. An external series
RC network is required for the current limit loop compen-
sation and to set the maximum ramp-up rate. During
power-up, the slope of the voltage rise at the GATE pin is
set by the 65礎 current source charging the external GATE
capacitor or by the 3.3V or 5V current limit and the
associated output capacitor. During power-down, a 200礎
current source pulls the GATE pin to GND.
The voltage at the GATE pin will be modulated to maintain
a constant current when either the 3.3V or 5V supply goes
into current limit and the TIMER pin is less than 5.5V. Once
the TIMER pin is above 5.5V, and in the event of a current
fault condition lasting for longer than 35祍, the GATE pin
is immediately pulled to GND.
5V
SENSE
 (Pin 20): 5V Current Limit Sense. A sense resistor
placed between 5V
IN
 and 5V
SENSE
 determines the current
limit for this supply. A foldback current feature makes the
current limit decrease as the voltage at the 5V
OUT
 pin
approaches 0V. To disable the current limit, 5V
SENSE
 and
5V
IN
 must be tied together.
5V
IN
 (Pin 21): 5V Supply Sense Input. An undervoltage
lockout circuit prevents the switches from turning on
when the voltage at the 5V
IN
 pin is less than 4.3V. At least
one long pin must be connected to 5V
IN
 to ensure precharge
output. See Input Transient Protection section.
3V
IN
 (Pin 22): 3.3V Supply Sense Input. An undervoltage
lockout circuit prevents the switches from turning on
when the voltage at the 3V
IN
 pin is less than 2.45V. If no
3.3V input supply is available, connect two series diodes
between 5V
IN
 and 3V
IN
 (tie anode of first diode to 5V
IN
 and
cathode of second diode to 3V
IN
, Figure 15). At least one
U
U
PI FU CTIO S
相關PDF資料
PDF描述
LTC4241IGN#PBF IC CTRLR HOTSWAP 3.3V AUX 20SSOP
LTC4242CUHF#TRPBF IC CNTRLR HOT SWAP 38-QFN
LTC4244CGN-1#TRPBF IC CTRLR HOTSWAP PCI 20-SSOP
LTC4245CG#TRPBF IC CNTRLR HOT SWAP 36-SSOP
LTC4251-2CS6#TRPBF IC CTRLR HOTSWAP NEGVOLT SOT23-6
相關代理商/技術參數(shù)
參數(shù)描述
LTC4241 制造商:LINER 制造商全稱:Linear Technology 功能描述:PCI-Bus with 3.3V Auxiliary Hot Swap Controller
LTC4241CGN 功能描述:IC CTRLR HOTSWAP PCI 3.3V 20SSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 標準包裝:50 系列:- 類型:熱交換控制器 應用:-48V 遠程電力系統(tǒng)，AdvancedTCA ? 系統(tǒng)，高可用性 內(nèi)部開關:無 電流限制:可調(diào) 電源電壓:11.5 V ~ 14.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:10-TFSOP，10-MSOP（0.118"，3.00mm 寬） 供應商設備封裝:10-MSOP 包裝:管件
LTC4241CGN#PBF 功能描述:IC CTRLR HOTSWAP CPCI I2C 20SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 標準包裝:50 系列:- 類型:熱交換控制器 應用:-48V 遠程電力系統(tǒng)，AdvancedTCA ? 系統(tǒng)，高可用性 內(nèi)部開關:無 電流限制:可調(diào) 電源電壓:11.5 V ~ 14.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:10-TFSOP，10-MSOP（0.118"，3.00mm 寬） 供應商設備封裝:10-MSOP 包裝:管件
LTC4241CGN#TR 功能描述:IC CTRLR HOTSWAP 3.3V AUX 20SSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 標準包裝:50 系列:- 類型:熱交換控制器 應用:-48V 遠程電力系統(tǒng)，AdvancedTCA ? 系統(tǒng)，高可用性 內(nèi)部開關:無 電流限制:可調(diào) 電源電壓:11.5 V ~ 14.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:10-TFSOP，10-MSOP（0.118"，3.00mm 寬） 供應商設備封裝:10-MSOP 包裝:管件
LTC4241CGN#TRPBF 功能描述:IC PCI-BUS W/HOT SWAP 20SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 標準包裝:50 系列:- 類型:熱交換控制器 應用:-48V 遠程電力系統(tǒng)，AdvancedTCA ? 系統(tǒng)，高可用性 內(nèi)部開關:無 電流限制:可調(diào) 電源電壓:11.5 V ~ 14.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:10-TFSOP，10-MSOP（0.118"，3.00mm 寬） 供應商設備封裝:10-MSOP 包裝:管件
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*