- 您現(xiàn)在的位置：買賣IC網(wǎng) > Datasheet目錄41 > LTC3446IDE#PBF (Linear Technology)IC REG TRPL BCK/LINEAR 14-DFN Datasheet資料下載
參數(shù)資料
| 型號(hào)： | LTC3446IDE#PBF |
| 廠商： | Linear Technology |
| 文件頁(yè)數(shù)： | 16/20頁(yè) |
| 文件大?。?/td> | 283K |
| 描述： | IC REG TRPL BCK/LINEAR 14-DFN |
| 標(biāo)準(zhǔn)包裝： | 91 |
| 拓?fù)洌?/td> | 降壓（降壓）同步（1），線性（LDO）（2） |
| 功能： | 任何功能 |
| 輸出數(shù)： | 3 |
| 頻率 - 開關(guān)： | 2.25MHz |
| 電壓/電流 - 輸出 1： | 可調(diào)至0.8V，1A |
| 電壓/電流 - 輸出 2： | 可調(diào)至0.4V，300mA |
| 電壓/電流 - 輸出 3： | 可調(diào)至0.4V，300mA |
| 帶 LED 驅(qū)動(dòng)器： | 無 |
| 帶監(jiān)控器： | 無 |
| 帶序列發(fā)生器： | 無 |
| 電源電壓： | 0.9 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 14-WFDFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 14-DFN-EP（4x3） |
| 包裝： | 管件 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)當(dāng)前第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
LTC3446
16
3446ff
applicaTions inForMaTion
VLDO LINEAR REGULATOR DESIGN
Adjustable Output Voltage
Each VLDO regulators output voltage is set by the ratio
of two external resistors as shown in Figure 2. The VLDO
regulator servos the output to maintain the LV
FB
pin voltage
at 0.4V (referenced to ground). Thus the current in R1 is
equal to 0.4V/R1. For good transient response, stability and
accuracy, the current in R1 should be at least 8礎(chǔ), thus
the value of R1 should be no greater than 50k. The current
in R2 is the current in R1 plus the LV
FB
pin bias current.
Since the LV
FB
pin bias current is typically <10nA, it can
be ignored in the output voltage calculation. The output
voltage can be calculated using the formula in Figure 2.
Note that in shutdown, the output is turned off and the
divider current will be zero once C
OUT
is discharged.
Each VLDO regulator operates at a relatively high gain of
0.7礦/mA referred to its LV
FB
input. Thus a load current
change of 1mA to 300mA produces a 0.2mV drop at the
LV
FB
input. To calculate the change referred to the output,
simply multiply by the gain of the feedback network (i.e.,
1 + R2/R1). For example, to program the output for 1.2V,
choose R2/R1 = 2. In this example, an output current
change of 1mA to 300mA produces 0.2mV " (1 + 2) =
0.6mV drop at the output.
Because the LV
FB
pins are relatively high impedance (de-
pending on the resistor dividers used), stray capacitance
at these pins should be minimized (<10pF) to prevent
phase shift in the error amplifier loop. Additionally, special
attention should be given to any stray capacitances that
can couple external signals onto the LV
FB
pins producing
undesirable output ripple. For optimum performance,
connect each LV
FB
pin to its resistor divider with a short
PCB trace and minimize all other stray capacitance to the
LV
FB
pin.
VLDO Regulator Output Capacitance and Transient
Response
The VLDO regulators are designed to be stable with a
wide range of ceramic output capacitors. The ESR of the
output capacitor affects stability, most notably with small
capacitors. A minimum output capacitor of 1礔 with an
ESR of 0.05?or less is recommended to ensure stability.
The VLDO regulators are micropower devices and output
transient response will be a function of output capacitance.
Larger values of output capacitance decrease the peak
deviations and provide improved transient response for
larger load current changes. Note that bypass capacitors
used to decouple individual components powered by a
VLDO regulator will increase the effective output capaci-
tor value. High ESR tantalum and electrolytic capacitors
may be used, but a low ESR ceramic capacitor must be
in parallel at the output. There is no minimum ESR or
maximum capacitor size requirements.
Extra consideration must be given to the use of ceramic
capacitors. Ceramic capacitors are manufactured with a
variety of dielectrics, each with different behavior across
temperature and applied voltage. The most common di-
electrics used are Z5U, Y5V, X5R and X7R. The Z5U and
Y5V dielectrics are good for providing high capacitances
in a small package, but exhibit large voltage and tem-
perature coefficients as shown in Figures 3 and 4. When
used with a 2V regulator, a 1礔 Y5V capacitor can lose as
much as 75% of its intial capacitance over the operating
temperature range. The X5R and X7R dielectrics result
Figure 2. Programming a VLDO Regulators Output Voltage
R2
C
OUT
3446 F02
V
OUT
= 0.4V 1+
R2
R1
R1
( )
LV
OUT
LV
FB
GND
LTC3446
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC3537EUD#TRPBF | IC REG DL BST/LINEAR SYNC 16-QFN |
| LTC3541EDD#TRPBF | IC REG DL BCK/LINEAR SYNC 10-DFN |
| LTC3670EDDB#TRPBF | IC REG TRPL BCK/LINEAR 12DFN |
| LTC3672BEDC-1#TRPBF | IC REG TRPL BCK/LINEAR 8-DFN |
| LTC3700EMS#TRPBF | IC REG DL BUCK/LINEAR 10MSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC3446IDE-TRPBF | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Monolithic Buck Regulator with Dual VLDO Regulators |
| LTC3447 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:I2C Controllable Buck Regulator in 3mm × 3mm DFN |
| LTC3447EDD | 功能描述:IC REG BUCK SYNC ADJ 0.6A 10DFN RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 開關(guān)穩(wěn)壓器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:升壓（升壓） 輸出類型:可調(diào)式 輸出數(shù):1 輸出電壓:1.24 V ~ 30 V 輸入電壓:1.5 V ~ 12 V PWM 型:電流模式，混合 頻率 - 開關(guān):600kHz 電流 - 輸出:500mA 同步整流器:無 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 包裝:帶卷 (TR) 供應(yīng)商設(shè)備封裝:8-SOIC |
| LTC3447EDD#PBF | 功能描述:IC REG BUCK SYNC ADJ 0.6A 10DFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 開關(guān)穩(wěn)壓器 系列:- 標(biāo)準(zhǔn)包裝:250 系列:- 類型:降壓（降壓） 輸出類型:固定 輸出數(shù):1 輸出電壓:1.2V 輸入電壓:2.05 V ~ 6 V PWM 型:電壓模式 頻率 - 開關(guān):2MHz 電流 - 輸出:500mA 同步整流器:是 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:6-UFDFN 包裝:帶卷 (TR) 供應(yīng)商設(shè)備封裝:6-SON（1.45x1） 產(chǎn)品目錄頁(yè)面:1032 (CN2011-ZH PDF) 其它名稱:296-25628-2 |
| LTC3447EDD#TR | 制造商:Linear Technology 功能描述:Conv DC-DC Single Step Down 2.5V to 5.5V 10-Pin DFN EP T/R |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。