參數(shù)資料
型號: LT2435IGN#PBF
廠商: LINEAR TECHNOLOGY CORP
元件分類: ADC
英文描述: 1-CH 20-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDSO16
封裝: 0.150 INCH, LEAD FREE, PLASTIC, SSOP-16
文件頁數(shù): 2/40頁
文件大?。?/td> 458K
代理商: LT2435IGN#PBF
LTC2435/LTC2435-1
10
24351fb
GND (Pins 1, 7, 8, 9, 10, 15, 16): Ground. Multiple ground
pins internally connected for optimum ground current flow
and VCC decoupling. Connect each one of these pins to a
ground plane through a low impedance connection. All seven
pins must be connected to ground for proper operation.
VCC (Pin 2): Positive Supply Voltage. Bypass to GND
(Pin 1) with a 10
μF tantalum capacitor in parallel with
0.1
μF ceramic capacitor as close to the part as possible.
REF+ (Pin 3), REF(Pin 4): Differential Reference Input.
The voltage on these pins can have any value between GND
and VCC as long as the reference positive input, REF+, is
maintained more positive than the reference negative
input, REF , by at least 0.1V.
IN+ (Pin 5), IN(Pin 6): Differential Analog Input. The
voltage on these pins can have any value between
GND – 0.3V and VCC + 0.3V. Within these limits the
converter bipolar input range (VIN = IN+ – IN) extends
from – 0.5 (VREF) to 0.5 (VREF). Outside this input range
the converter produces unique overrange and underrange
output codes.
CS (Pin 11): Active LOW Digital Input. A LOW on this pin
enables the SDO digital output and wakes up the ADC.
Following each conversion, the ADC automatically enters
the Sleep mode and remains in this low power state as
long as CS is HIGH. A LOW-to-HIGH transition on CS
during the Data Output transfer aborts the data transfer
and starts a new conversion.
SDO (Pin 12): Three-State Digital Output. During the Data
Output period, this pin is used as serial data output. When
the chip select CS is HIGH (CS = VCC) the SDO pin is in a
high impedance state. During the Conversion and Sleep
periods, this pin is used as the conversion status output.
The conversion status can be observed by pulling CS LOW.
SCK (Pin 13): Bidirectional Digital Clock Pin. In Internal
Serial Clock Operation mode, SCK is used as digital output
for the internal serial interface clock during the Data
Output period. In External Serial Clock Operation mode,
SCK is used as digital input for the external serial interface
clock during the Data Output period. A weak internal pull-
up is automatically activated in Internal Serial Clock Op-
eration mode. The Serial Clock Operation mode is deter-
mined by the logic level applied to the SCK pin at power up
or during the most recent falling edge of CS.
FO (Pin 14): Frequency Control Pin. Digital input that
controls the ADC’s notch frequencies and conversion
time. When the FO pin is connected to VCC (LTC2435 only),
the converter uses its internal oscillator and the digital
filter first null is located at 50Hz. When the FO pin is
connected to GND (FO = OV), the converter uses its internal
oscillator and the digital filter first null is located at 60Hz
(LTC2435) or simultaneous 50Hz/60Hz (LTC2435-1).
When FO is driven by an external clock signal with a
frequency fEOSC, the converter uses this signal as its
system clock and the digital filter first null is located at a
frequency fEOSC/2560.
PI FU CTIO S
UU
U
相關(guān)PDF資料
PDF描述
LT280A SPECIALTY ANALOG CIRCUIT, PDSO4
LT3407IDD-2 1.6 A DUAL SWITCHING CONTROLLER, 2700 kHz SWITCHING FREQ-MAX, PDSO10
LT3407IMSE-2#PBF 1.6 A DUAL SWITCHING CONTROLLER, 2700 kHz SWITCHING FREQ-MAX, PDSO10
LT3407IDD-2#TRPBF 1.6 A DUAL SWITCHING CONTROLLER, 2700 kHz SWITCHING FREQ-MAX, PDSO10
LT3407IMSE-2#TRPBF 1.6 A DUAL SWITCHING CONTROLLER, 2700 kHz SWITCHING FREQ-MAX, PDSO10
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LT24512-15E 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
LT2462-SERIES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Optoelectronic
LT2462XX-SERIES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Optoelectronic
LT24701DBB#PBF 制造商:IC'S/TRANSISTORS/DIO 功能描述: 制造商:IC'S/TRANSISTORS/DIODES 功能描述:
LT24DP 制造商:UNBRANDED 功能描述:24MM SWIFT SPLICE LEADER TAPE (2000/BX)