參數(shù)資料
型號: LT1939IDD#TRPBF
廠商: Linear Technology
文件頁數(shù): 7/24頁
文件大小: 349K
描述: IC REG DL BUCK/LINEAR 12DFN
標準包裝: 2,500
拓撲: 降壓(降壓)(1),線性(LDO)(1)
功能: 任何功能
輸出數(shù): 2
頻率 - 開關: 500kHz ~ 2.4MHz
電壓/電流 - 輸出 1: 0.8 V ~ 24.25 V,2A
電壓/電流 - 輸出 2: 0.8 V ~ 24.25 V,1A
帶 LED 驅動器:
帶監(jiān)控器:
帶序列發(fā)生器:
電源電壓: 3 V ~ 25 V
工作溫度: -40°C ~ 125°C
安裝類型: 表面貼裝
封裝/外殼: 12-WFDFN 裸露焊盤
供應商設備封裝: 12-DFN
包裝: 帶卷 (TR)
LT1939
7
1939f
PIN FUNCTIONS
PG (Pin 4): The power good pin is an open-collector 
output that sinks current when the FB or LFB falls below
90% of its nominal regulating voltage. For V
IN
 above 2V,
its output state remains true, although during SHDN, V
IN
 
undervoltage lockout, or thermal shutdown, its current
sink capability is reduced.
V
C
 (Pin 5): The V
C
 pin is the output of the error ampli er
and the input to the peak switch current comparator. It is
normally used for frequency compensation, but can also
be used as a current clamp or control loop override. If
the error ampli er drives V
C
 above the maximum switch
current level, a voltage clamp activates. This indicates that
the output is overloaded and current to be pulled from the
SS pin reducing the regulation point.
R
T
/SYNC (Pin 6): This R
T
/SYNC pin provides two modes
of setting the constant switch frequency.
Connecting a resistor from the R
T
/SYNC pin to ground
will set the R
T
/SYNC pin to a typical value of 1V. The
resultant switching frequency will be set by the resistor
value. The minimum value of 15k?and maximum value
of 200k?set the switching frequency to 2.5MHz and
250kHz respectively.
Driving the R
T
/SYNC pin with an external clock signal
will synchronize the switch to the applied frequency.
Synchronization occurs on the rising edge of the clock
signal after the clock signal is detected. Each rising clock
edge initiates an oscillator ramp reset. A gain control loop
servos the oscillator charging current to maintain a con-
stant oscillator amplitude. Hence, the slope compensation
remains unchanged. If the clock signal is removed, the
oscillator reverts to resistor mode and reapplies the 1V
bias to the R
T
/SYNC pin after the synchronization detection
circuitry times out. The clock source impedance should
be set such that the current out of the R
T
/SYNC pin in
resistor mode generates a frequency roughly equivalent
to the synchronization frequency. Floating or holding the
R
T
/SYNC pin above 1.1V will not damage the device, but
will halt oscillation.
PG (Pin 7): The power good bar pin is an open-collector 
output that sinks current when the FB or LFB rises above
90% of its nominal regulating voltage.
FB (Pin 8): The FB pin is the negative input to the switcher 
error ampli er. The output switches to regulate this pin to
0.8V with respect to the exposed ground pad. Bias current
 ows out of the FB pin.
LFB (Pin 9): The LFB pin is the negative input to the linear 
error ampli er. The L
DRV
 pin servos to regulate this pin to
0.8V with respect to the exposed ground pad. Bias current
 ows out of the LFB pin.
LDRV (Pin 10): The LDRV pin is the emitter of an inter-
nal NPN that can be con gured as an output of a linear
regulator or as the drive for an external NPN high current
regulator. Current  ows out of the LDRV pin when the
LFB pin voltage is below 0.8V. The LDRV pin has a typical
maximum current capability of 13mA.
BST (Pin 11): The BST pin provides a higher than V
IN
 base
drive to the power NPN to ensure a low switch drop. A
comparator to V
IN
 imposes a minimum off time on the SW
pin if the BST pin voltage drops too low. Forcing a SW off
time allows the boost capacitor to recharge.
SW (Pin 12): The SW pin is the emitter of the on-chip 
power NPN. At switch off, the inductor will drive this pin
below ground with a high dV/dt. An external catch diode to
ground, close to the SW pin and respective V
IN
 decoupling
capacitors ground, must be used to prevent this pin from
excessive negative voltages.
Exposed Pad (Pin 13): GND. The Exposed Pad is the 
only ground connection for the device. The Exposed Pad
should be soldered to a large copper area to reduce ther-
mal resistance. The GND pin also serves as small-signal
ground. For ideal operation all small-signal ground paths
should connect to the GND pin at a single point, avoiding
any high current ground returns.
相關PDF資料
PDF描述
LT3092MPST#TRPBF IC PROG CURRENT SOURCE SOT223-3
LT3150CGN#TRPBF IC REG CTRLR SGL POS ADJ 16-SSOP
LT3500HMSE#TRPBF IC REG DL BUCK/LINEAR 16-MSOP
LT3507HUHF#TRPBF IC REG QD BUCK/LINEAR 38-QFN
LT3570IFE#TRPBF IC REG BUCK/BST/LINEAR 20TSSOP
相關代理商/技術參數(shù)
參數(shù)描述
LT1940 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual Synchronous,400mA/800mA, 2.25MHz Step-Down DC/DC Regulator
LT1940EFE 功能描述:IC REG BUCK ADJ 1.4A DL 16TSSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 開關穩(wěn)壓器 系列:- 設計資源:Design Support Tool 標準包裝:1 系列:- 類型:升壓(升壓) 輸出類型:固定 輸出數(shù):1 輸出電壓:3V 輸入電壓:0.75 V ~ 2 V PWM 型:- 頻率 - 開關:- 電流 - 輸出:100mA 同步整流器:是 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-5 細型,TSOT-23-5 包裝:剪切帶 (CT) 供應商設備封裝:TSOT-23-5 其它名稱:AS1323-BTTT-30CT
LT1940EFE#PBF 功能描述:IC REG BUCK ADJ 1.4A DL 16TSSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 開關穩(wěn)壓器 系列:- 標準包裝:250 系列:- 類型:降壓(降壓) 輸出類型:固定 輸出數(shù):1 輸出電壓:1.2V 輸入電壓:2.05 V ~ 6 V PWM 型:電壓模式 頻率 - 開關:2MHz 電流 - 輸出:500mA 同步整流器:是 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:6-UFDFN 包裝:帶卷 (TR) 供應商設備封裝:6-SON(1.45x1) 產品目錄頁面:1032 (CN2011-ZH PDF) 其它名稱:296-25628-2
LT1940EFE#TR 功能描述:IC REG BUCK ADJ 1.4A DL 16TSSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 開關穩(wěn)壓器 系列:- 設計資源:Design Support Tool 標準包裝:1 系列:- 類型:升壓(升壓) 輸出類型:固定 輸出數(shù):1 輸出電壓:3V 輸入電壓:0.75 V ~ 2 V PWM 型:- 頻率 - 開關:- 電流 - 輸出:100mA 同步整流器:是 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-5 細型,TSOT-23-5 包裝:剪切帶 (CT) 供應商設備封裝:TSOT-23-5 其它名稱:AS1323-BTTT-30CT
LT1940EFE#TRPBF 功能描述:IC REG BUCK ADJ 1.4A DL 16TSSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 開關穩(wěn)壓器 系列:- 設計資源:Design Support Tool 標準包裝:1 系列:- 類型:升壓(升壓) 輸出類型:固定 輸出數(shù):1 輸出電壓:3V 輸入電壓:0.75 V ~ 2 V PWM 型:- 頻率 - 開關:- 電流 - 輸出:100mA 同步整流器:是 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-5 細型,TSOT-23-5 包裝:剪切帶 (CT) 供應商設備封裝:TSOT-23-5 其它名稱:AS1323-BTTT-30CT