參數(shù)資料
型號(hào)： lpm-shiftreg
廠商： Altera Corporation
英文描述： Parameteruzed Shift Register(參數(shù)確定的移位寄存器)
中文描述： Parameteruzed移位寄存器（參數(shù)確定的移位寄存器）
文件頁(yè)數(shù)： 6/48頁(yè)
文件大?。?/td> 293K
代理商： LPM-SHIFTREG
Altera Corporation
1
Introduction
December 1996
Overview
Digital logic designers today must create designs consisting of tens-of-
thousands of gates while meeting increased pressure to shorten time-to-
market. At the same time, designers must maintain architecture-
independence without sacrificing silicon efficiency.
Meeting these requirements with today’s EDA software tools is not easy.
Schematic-based design entry provides superior efficiency but
implements architecture-dependent, low-level functions. High-level
hardware description languages (HDLs) offer architecture-independence,
but offer reduced silicon efficiency and performance.
Because a standard set of functions supported by all EDA and integrated
circuit (IC) vendors was not previously available, bridging the gap
between architecture-independence and efficiency was difficult.
However, with the introduction of EDA software tools that support the
library of parameterized modules (LPM), designers can now create
architecture-independent designs that have high silicon efficiency.
History of LPM
The LPM standard was proposed in 1990 to enable efficient mapping of
digital designs to diverse architectures such as programmable logic
devices (PLDs), gate arrays, and standard cells. The LPM was accepted as
an Electronic Industries Association (EIA) Interim standard in April 1993
as an adjunct standard to the Electronic Design Interface Format (EDIF),
an industry-standard syntax that describes a structural netlist. EDIF can
be used to transfer designs between the different software tools of EDA
vendors and from EDA tools to IC tools. LPM functions describe the
logical operation of the netlist. LPM functions used in a design can be
directly passed to the IC vendor’s design implementation software
through an EDIF netlist file. Before the arrival of the LPM standard, each
EDIF netlist would typically contain architecture-specific logic functions,
which made architecture-independent design impossible.
LPM functions are compatible with any text or graphic design entry tool,
and are supported by Altera
through MAX+PLUS
tool vendors, including Cadence, Exemplar, Mentor Graphics, MINC,
Summit Design, Synopsys, VeriBest, and Viewlogic. Altera has supported
the standard since 1993, and many other silicon companies will support
the LPM standard by the end of 1997.
II and major EDA
相關(guān)PDF資料
PDF描述
LQ801 SILICON GATE ENHANCEMENT MODE RF POWER LDMOS TRANSISTOR
LQ821 SILICON GATE ENHANCEMENT MODE RF POWER LDMOS TRANSISTOR
LQH2MCN100K02 20mA LED Driver and OLED Driver with Integrated Schottky in 3mm x 2mm DFN
LQH2MCN150K02 20mA LED Driver and OLED Driver with Integrated Schottky in 3mm x 2mm DFN
LQH32CN100K53 20mA LED Driver and OLED Driver with Integrated Schottky in 3mm x 2mm DFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LPMSS8 制造商:Panduit Corp 功能描述:
LPMS-S8-C 功能描述:電纜束帶 Cable Tie Mount Low Profile #8 Screw RoHS:否 制造商:Phoenix Contact 產(chǎn)品:Cable Tie Mounts 類型:Adhesive 顏色:Black 材料:Acrylonitrile Butadiene Styrene (ABS) 長(zhǎng)度:19 mm 寬度:19 mm 抗拉強(qiáng)度:
LPMSS8-C 制造商:Panduit Corp 功能描述:Cable Tie Mount 制造商:Panduit Corp 功能描述:CABLE TIE MOUNT
LPMS-S8-M 功能描述:電纜束帶 Cable Tie Mount Low Profile #8 Screw RoHS:否 制造商:Phoenix Contact 產(chǎn)品:Cable Tie Mounts 類型:Adhesive 顏色:Black 材料:Acrylonitrile Butadiene Styrene (ABS) 長(zhǎng)度:19 mm 寬度:19 mm 抗拉強(qiáng)度:
LPMS-S8-M20 功能描述:電纜束帶 Cable Tie Mount, Low Profile, #8 Screw ( RoHS:否 制造商:Phoenix Contact 產(chǎn)品:Cable Tie Mounts 類型:Adhesive 顏色:Black 材料:Acrylonitrile Butadiene Styrene (ABS) 長(zhǎng)度:19 mm 寬度:19 mm 抗拉強(qiáng)度:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*