- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377657 > lpm-shiftreg (Altera Corporation) Parameteruzed Shift Register(參數(shù)確定的移位寄存器) PDF資料下載
參數(shù)資料
| 型號： | lpm-shiftreg |
| 廠商： | Altera Corporation |
| 英文描述： | Parameteruzed Shift Register(參數(shù)確定的移位寄存器) |
| 中文描述： | Parameteruzed移位寄存器（參數(shù)確定的移位寄存器） |
| 文件頁數(shù)： | 36/48頁 |
| 文件大?。?/td> | 293K |
| 代理商： | LPM-SHIFTREG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
Altera Corporation
31
Storage Functions
lpm_ram_io
Parameterized Random Access Memory
with a Single I/ O Port
The
lpm_ram_io
function can be used as
either synchronous or asynchronous
random access memory. The
lpm_ram_io
function has a bidirectional bus.
Ports
Name
Type
Required
Description
address[]
Input
Yes
Address input to the memory. This port is
LPM_WIDTHAD
wide. If
memenab
is
used, it should be inactive when
address[]
is changing.
Synchronizes memory loading. If the
inclock
port is used, the
we
port acts as
an enable for write operations synchronized to the rising edge of the
inclock
input. If the
inclock
port is not used, the
we
port acts as an enable for
asynchronous write operations.
Synchronizes
dio[]
from memory. The addressed memory content
q[]
response is synchronous when the
outclock
port is connected, and
asynchronous when it is not connected.
Write enable input. Either
we
or
outenab
should be used. When high, enables
write operations to the memory. If no clock ports are used, the data on the
address[]
port should not change when
we
is high (1). Required if
clock
is
not present. If
we
is absent, the default value is enabled.
Output enable input. High (1):
dio[]
from memory
address[]
. Low (0):
Memory
address[]
from
dio[]
. Either
memenab
or
outenab
must be
present.
Memory output tri-state enable. Either
memenab
or
outenab
must be
connected. If
memenab
is present, it should be inactive when
address[]
is
changing.
Data port for the memory. This port is
LPM_WIDTH
wide.
inclock
Input
No
outclock
Input
No
we
Input
Yes
outenab
Input
No
memenab
Input
No
dio[]
Bidirectional
Yes
LPM_RAM_IO
address[]
inclock
outclock
we
outenab
memenab
LPM_ADDRESS_CONTROL=
LPM_FILE=
LPM_INDATA=
LPM_NUMWORDS=
LPM_OUTDATA="UNREGISTERED"
LPM_WIDTH=
LPM_WIDTHAD=
dio[]
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LQ801 | SILICON GATE ENHANCEMENT MODE RF POWER LDMOS TRANSISTOR |
| LQ821 | SILICON GATE ENHANCEMENT MODE RF POWER LDMOS TRANSISTOR |
| LQH2MCN100K02 | 20mA LED Driver and OLED Driver with Integrated Schottky in 3mm x 2mm DFN |
| LQH2MCN150K02 | 20mA LED Driver and OLED Driver with Integrated Schottky in 3mm x 2mm DFN |
| LQH32CN100K53 | 20mA LED Driver and OLED Driver with Integrated Schottky in 3mm x 2mm DFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LPMSS8 | 制造商:Panduit Corp 功能描述: |
| LPMS-S8-C | 功能描述:電纜束帶 Cable Tie Mount Low Profile #8 Screw RoHS:否 制造商:Phoenix Contact 產(chǎn)品:Cable Tie Mounts 類型:Adhesive 顏色:Black 材料:Acrylonitrile Butadiene Styrene (ABS) 長度:19 mm 寬度:19 mm 抗拉強度: |
| LPMSS8-C | 制造商:Panduit Corp 功能描述:Cable Tie Mount 制造商:Panduit Corp 功能描述:CABLE TIE MOUNT |
| LPMS-S8-M | 功能描述:電纜束帶 Cable Tie Mount Low Profile #8 Screw RoHS:否 制造商:Phoenix Contact 產(chǎn)品:Cable Tie Mounts 類型:Adhesive 顏色:Black 材料:Acrylonitrile Butadiene Styrene (ABS) 長度:19 mm 寬度:19 mm 抗拉強度: |
| LPMS-S8-M20 | 功能描述:電纜束帶 Cable Tie Mount, Low Profile, #8 Screw ( RoHS:否 制造商:Phoenix Contact 產(chǎn)品:Cable Tie Mounts 類型:Adhesive 顏色:Black 材料:Acrylonitrile Butadiene Styrene (ABS) 長度:19 mm 寬度:19 mm 抗拉強度: |
發(fā)布緊急采購，3分鐘左右您將得到回復。