SMSC DS – LPC47M192
Page 169
Rev. 03/30/05
DATASHEET
INDEX
TYPE
PCI RESET
VCC POR
VTR POR
SOFT
RESET
CONFIGURATION REGISTER
LOGICAL DEVICE 4 CONFIGURATION REGISTERS (Serial Port 1)
0x00
0x00
0x00
0x00
0x00
0x00
0x30
0x60
R/W
R/W
0x00
0x00
Activate
Primary Base I/O Address High
Byte
Primary Base I/O Address Low
Byte
Primary Interrupt Select
Serial Port 1 Mode Register
0x61
R/W
0x00
0x00
0x00
0x00
0x70
0xF0
R/W
R/W
0x00
0x00
0x00
0x00
0x00
0x00
0x00
-
LOGICAL DEVICE 5 CONFIGURATION REGISTERS (Serial Port 2)
-
-
0x00
0x00
0x00
0x00
0x30
0x60
R/W
R/W
-
Activate
Primary Base I/O Address High
Byte
Primary Base I/O Address Low
Byte
Primary Interrupt Select
Serial Port 2 Mode Register
IR Options Register
IR Half Duplex Timeout
0x00
0x61
R/W
0x00
0x00
0x00
0x00
0x70
0xF0
0xF1
0xF2
R/W
R/W
R/W
R/W
0x00
0x00
0x02
0x03
LOGICAL DEVICE 6 CONFIGURATION REGISTERS (Reserved)
LOGICAL DEVICE 7 CONFIGURATION REGISTERS (Keyboard)
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x02
0x03
0x00
0x00
0x02
0x03
0x00
-
-
-
0x30
0x70
R/W
R/W
0x00
0x00
Activate
Primary
(Keyboard)
Secondary
(Mouse)
KRESET and GateA20 Select
Interrupt
Select
0x72
R/W
0x00
0x00
0x00
0x00
Interrupt
Select
0xF0
R/W
0x00
(Note 1)
LOGICAL DEVICE 8 CONFIGURATION REGISTERS (Reserved)
LOGICAL DEVICE 9 CONFIGURATION REGISTERS (Game Port)
0x00
0x00
0x00
0x00
0x00
0x00
0x00
(Note 1)
0x00
-
0x30
0x60
R/W
R/W
0x00
0x00
Activate
Primary Base I/O Address High
Byte
Primary Base I/O Address Low
Byte
0x61
R/W
0x00
0x00
0x00
0x00
LOGICAL DEVICE A CONFIGURATION REGISTERS (Runtime Registers)
0x00
0x00
0x00
0x00
0x00
0x00
0x30
0x60
R/W
R/W
0x00
0x00
Activate
Primary Base I/O Address High
Byte
Primary Base I/O Address Low
Byte
CLOCKI32
0x61
R/W
0x00
0x00
0x00
0x00
0XF0
R/W
-
-
0X00
-
LOGICAL DEVICE B CONFIGURATION REGISTERS (MPU-401)
0x00
0x00
0x00
0x03
0x03
0x03
0x30
0x60,
0x61
R/W
R/W
0x00
0x03
Activate
MPU-401
Address High Byte
MPU-401
Address Low Byte
Primary Interrupt Select
Primary
Base
I/O
R/W
0x30
0x30
0x30
0x30
Primary
Base
I/O
0x70
R/W
0x05
0x05
0x05
0x05
Note
: Reserved registers are read-only, reads return 0.
Note 1. Bits[6:5] of KRESET and GateA20 Select register reset on VTR POR only.