參數(shù)資料
型號(hào)： LMX2364TMX/NOPB
廠商： NATIONAL SEMICONDUCTOR CORP
元件分類(lèi)： PLL合成/DDS/VCOs
英文描述： PLL FREQUENCY SYNTHESIZER, 2600 MHz, PDSO24
封裝： TSSOP-24
文件頁(yè)數(shù)： 27/39頁(yè)
文件大?。?/td> 694K
代理商： LMX2364TMX/NOPB
Programming Description (Continued)
2.9 R6 REGISTER
Reg
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9876543210
DATA[20:0]
C2
C1
C0
R6
00
00000FE
0000000
PD_
M
OSC
MUX[3:0]
1
0
2.9.1 MUX[3:0] — Coltrol Word for the Ftest/LD Pin
The MUX[3:0] control word is used to determine the function of the Ftest/LD output pin. The pin can be setup as a general-
purpose CMOS TRI-STATE I/O pin, a digital filtered lock detect pin, an analog lock detect pin (push-pull or open drain output), or
used to view the output of the variousR&N dividers.
MUX[3:0]
Ftest/LD Output Pin Function
Output Type
0
Disabled
High Impedance
0
1
General Purpose I/O. Logic HIGH Output
Push-Pull
0
1
0
General Purpose I/O. Logic LOW Output
Push-Pull
0
1
RF & IF Analog Lock Detect (Width of
narrow low pulses determines lock)
Open-Drain
0
1
0
RF Analog Lock Detect (Width of narrow
low pulses determines lock)
Open-Drain
0
1
0
1
IF Analog Lock Detect (Width of narrow
low pulses determines lock)
Open-Drain
0
1
0
RF & IF Digital Lock Detect (High = Lock)
Push-Pull
0
1
RF Digital Lock Detect (High = Lock)
Push-Pull
1
0
IF Digital Lock Detect (High = Lock)
Push-Pull
1
0
1
RF & IF Analog Lock Detect (Width of
narrow low pulses determines lock)
Push-Pull
1
0
1
0
RF Analog Lock Detect (Width of narrow
low pulses determines lock)
Push-Pull
1
0
1
IF Analog Lock Detect (Width of narrow
low pulses determines lock)
Push-Pull
1
0
IF R Divider/2 (Output is divided by 2 to
simplify testing)
Push-Pull
1
0
1
IF N Divider/2 (Output is divided by 2 to
simplify testing)
Push-Pull
1
0
RF R Divider/2 (Output is divided by 2 to
simplify testing)
Push-Pull
1
RF N Divider/2 (Output is divided by 2 to
simplify testing)
Push-Pull
2.9.2 OSC — Single Resonator Mode
The OSC bit selects whether the oscillator input pins OSCinIF and OSCinRF drive the IF and RF R dividers separately or by a
common input signal path. When OSC is set to 0, the OSCinIF pin drives the IF R divider while the OSCinRF pin drives the RF
R divider. When the OSC bit is set to “1” the OSCinIF pin drives both the RF R and IF R counters. Note that setting the OSC mode
to “1” does not allow the use of a crystal. This part does not include the inverter for use in construction of a crystal oscillator.
2.9.3 PD_M — Power Down Mode
This bit determines if a power down event for either synthesizer will be handled synchronously or asynchronously with respect to
a charge pump event. Synchronous powerdown means that the PLL does not power down until the charge pump turns off.
Asynchronous powerdown means that the PLL powers down, regardless of the charge pump state. When set to one,
synchronous mode is enabled. When set to 0, asynchronous mode is enabled. The setting of this bit applies to both the RF & IF
synthesizers.
2.9.4 FE — Fractional Compensation Enable
For integer mode (RF_OM=0) mode, this bit should always be set to 0. For fractional mode (RF_OM = 1), this bit should be set
to 1 for the best fractional spurs. However, there may be applications using fractional mode where it would be beneficial to set
this bit to 0. Disabling this bit will drastically degrade the fractional spurs, but will also result in a small improvement in phase
noise, which may be practical for some applications.
FE
Fractional
Compensation
Circuitry
Integer
Mode
Fractional Mode
Approximate Spur
Improvement
Approximate Phase
Noise
Degradation
0
Disabled
Default State
0 dB
1
Enabled
Illegal State
20 dB
7 dB
LMX2364
www.national.com
33
相關(guān)PDF資料
PDF描述
LMX2372MDC PLL FREQUENCY SYNTHESIZER, 1200 MHz, UUC
LMX2531LQ1500EX PLL FREQUENCY SYNTHESIZER, 80 MHz, QCC36
LMZ12003EXTTZX SWITCHING REGULATOR, 1000 kHz SWITCHING FREQ-MAX, PSSO7
LMZ12003EXTTZ SWITCHING REGULATOR, 1000 kHz SWITCHING FREQ-MAX, PSSO7
LMZ12003EXTTZE SWITCHING REGULATOR, 1000 kHz SWITCHING FREQ-MAX, PSSO7
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LMX2370 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:PLLatinum⑩ Dual Frequency Synthesizer for RF Personal Communications
LMX2370SLBX 功能描述:IC FREQ SYNTH DUAL 24LAMINATECSP RoHS:否 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:PLLatinum™ 標(biāo)準(zhǔn)包裝:39 系列:- 類(lèi)型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:*
LMX2370SLDX 功能描述:IC FREQ SYNTH DUAL 24LAMINATECSP RoHS:否 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:PLLatinum™ 標(biāo)準(zhǔn)包裝:39 系列:- 類(lèi)型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:*
LMX2370TM 功能描述:IC FREQ SYNTH DL 2.5GHZ 20TSSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:PLLatinum™ 標(biāo)準(zhǔn)包裝:39 系列:- 類(lèi)型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:*
LMX2370TMX 功能描述:IC FREQ SYNTH DL 2.5GHZ 20-TSSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:PLLatinum™ 標(biāo)準(zhǔn)包裝:39 系列:- 類(lèi)型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:*
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*