參數(shù)資料
型號: LMX2364TMX/NOPB
廠商: NATIONAL SEMICONDUCTOR CORP
元件分類: PLL合成/DDS/VCOs
英文描述: PLL FREQUENCY SYNTHESIZER, 2600 MHz, PDSO24
封裝: TSSOP-24
文件頁數(shù): 15/39頁
文件大?。?/td> 694K
代理商: LMX2364TMX/NOPB
Input Impedance
20050676
The above block diagram shows the test procedure measur-
ing the input impedance for the LMX2364. This applies to the
FinRF, FinIF, OSCinRF, and OSCinIF pins. The input imped-
ance of the CSP and the TSSOP package should always be
assumed to be different, until proven otherwise. The basic
test procedure is to calibrate the network analyzer, ensure
that the part is powered up, and then measure the input
impedance.
The network analyzer can be calibrated by using either
calibration standards or by soldering resistors directly to the
evaluation board. An open can be implemented by putting no
resistor, a short can be implemented by usinga0ohm
resistor, and a short can be implemented by using two 100
ohm resistors in parallel. Note that no DC blocking capacitor
is used for this test procedure. This is done with the PLL
removed from the PCB. This requires the use of a clamp
down fixture that may not always be generally available. If no
clamp down fixture is available, then this procedure can be
done by calibrating up to the point where the DC blocking
capacitor usually is, and then adding a 0 ohm resistor back
for the actual measurement.
Once that the network analyzer is calibrated, it is necessary
to ensure that the PLL is powered up. This can be done by
toggling the power down bits (RF_PD and IF_PD) and ob-
serving that the current consumption indeed increases when
the bit is disabled. Sometimes it may be necessary to apply
a signal to the OSCinIF pin in order to program the part. If
this is necessary, disconnect the signal once it is established
that the part is powered up.
It is useful to know the input impedance of the PLL for the
purposes of debugging RF problems and designing match-
ing networks. Another use of knowing this parameter is make
the trace width on the PCB such that the input impedance of
this trace matches the real part of the input impedance of the
PLL frequency of operation. In general, it is good practice to
keep trace lengths short and make designs that are relatively
resistant to variations in the input impedance of the PLL.
LMX2364
www.national.com
22
相關PDF資料
PDF描述
LMX2372MDC PLL FREQUENCY SYNTHESIZER, 1200 MHz, UUC
LMX2531LQ1500EX PLL FREQUENCY SYNTHESIZER, 80 MHz, QCC36
LMZ12003EXTTZX SWITCHING REGULATOR, 1000 kHz SWITCHING FREQ-MAX, PSSO7
LMZ12003EXTTZ SWITCHING REGULATOR, 1000 kHz SWITCHING FREQ-MAX, PSSO7
LMZ12003EXTTZE SWITCHING REGULATOR, 1000 kHz SWITCHING FREQ-MAX, PSSO7
相關代理商/技術參數(shù)
參數(shù)描述
LMX2370 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PLLatinum⑩ Dual Frequency Synthesizer for RF Personal Communications
LMX2370SLBX 功能描述:IC FREQ SYNTH DUAL 24LAMINATECSP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:PLLatinum™ 標準包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應商設備封裝:* 包裝:*
LMX2370SLDX 功能描述:IC FREQ SYNTH DUAL 24LAMINATECSP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:PLLatinum™ 標準包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應商設備封裝:* 包裝:*
LMX2370TM 功能描述:IC FREQ SYNTH DL 2.5GHZ 20TSSOP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:PLLatinum™ 標準包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應商設備封裝:* 包裝:*
LMX2370TMX 功能描述:IC FREQ SYNTH DL 2.5GHZ 20-TSSOP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:PLLatinum™ 標準包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應商設備封裝:* 包裝:*