- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16329 > LMK04031BEVAL/NOPB (National Semiconductor)EVAL BOARD LMK04031BISQ PDF資料下載
參數(shù)資料
| 型號(hào)： | LMK04031BEVAL/NOPB |
| 廠商： | National Semiconductor |
| 文件頁數(shù)： | 17/65頁 |
| 文件大?。?/td> | 0K |
| 描述： | EVAL BOARD LMK04031BISQ |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | PowerWise® |
| 主要目的： | 計(jì)時(shí)，多用途 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | LMK04031 |
| 已供物品： | 板，線纜，文檔，軟件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁
SNOSAZ8J – SEPTEMBER 2008 – REVISED SEPTEMBER 2011
FEATURES
System Architecture
The cascaded PLL architecture of the LMK040xx was chosen to provide the lowest jitter performance over the
widest range of output frequencies and phase noise offset frequencies. The first stage PLL (PLL1) is used in
conjunction with an external reference clock and an external VCXO to provide a frequency accurate, low phase
noise reference clock for the second stage frequency multiplication PLL (PLL2). PLL1 typically uses a narrow
loop bandwidth (10 Hz to 200 Hz) to retain the frequency accuracy of the reference clock input signal while at the
same time suppressing the higher offset frequency phase noise that the reference clock may have accumulated
along its path or from other circuits. The “cleaned” reference clock frequency accuracy is combined with the low
phase noise of an external VCXO to provide the reference input to PLL2. The low phase noise reference
provided to PLL2 allows it to use wider loop bandwidths (50 kHz to 200 kHz). The chosen loop bandwidth for
PLL2 should take best advantage of the superior high offset frequency phase noise profile of the internal VCO
and the good low offset frequency phase noise of the reference VCXO for PLL2. Ultra low jitter is achieved by
allowing the external VCXO’s phase noise to dominate the final output phase noise at low offset frequencies and
the internal VCO’s phase noise to dominate the final output phase noise at high offset frequencies. This results in
best overall phase noise and jitter performance.
Redundant Reference Inputs (CLKin0/CLKin0*, CLKin1/CLKin1*)
The LMK040xx has two LVDS/LVPECL/LVCMOS compatible reference clock inputs for PLL1, CLKin0 and
CLKin1. The selection of the preferred input may be fixed to either CLKin0 or CLKin1, or may be configured to
employ one of two automatic switching modes when redundant clock signals are present. The PLL1 reference
clock input buffers may also be individually configured as either a CMOS buffered input or a bipolar buffered
input.
PLL1 CLKinX (X=0,1) LOSS OF SIGNAL (LOS)
When either of the two auto-switching modes is selected for the reference clock input mode, the signal status of
the selected reference clock input is indicated by the state of the CLKinX_LOS (loss-of-signal) output. These
outputs may be configured as either CMOS (active HIGH on loss-of-signal), NMOS open-drain or PMOS open-
drain. If PLL1 was originally locked and then both reference clocks go away, then the frequency accuracy of the
LMK04000 device will be set by the absolute tuning range of the VCXO used on PLL1. The absolute tuning
range of the VCXO can be determined by multiplying its' tuning constant by the charge pump voltage.
Integrated Loop Filter Poles
The LMK040xx features programmable 3rd and 4th order loop filter poles for PLL2. When enabled, internal
resistors and capacitor values may be selected from a fixed range of values to achieve either 3rd or 4th order
loop filter response. These programmable components compliment external components mounted near the chip.
Clock Distribution
The LMK040xx features a clock distribution block with a minimum of five outputs that are a mixture of LVPECL,
2VPECL, LVDS, and LVCMOS. The exact combination is determined by the part number. The 2VPECL is a
National Semiconductor proprietary configuration that produces a 2 Vpp differential swing for compatibility with
many data converters. More than five outputs may be available for device versions that offer dual LVCMOS
outputs.
CLKout Divide (CLKoutX_DIV, X = 0 to 4)
Each individual clock distribution channel includes a channel divider. The range of divide values is 2 to 510, in
steps of 2. “Bypass” mode operates as a divide-by-1.
CLKout Delay (CLKoutX_DLY, X = 0 to 4)
Each individual clock distribution channel includes a delay adjustment. Clock output delay registers
(CLKoutX_DLY) support a nominal 150 ps step size and range from 0 to 2250 ps of total delay.
24
Copyright 2008–2011, Texas Instruments Incorporated
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC2903CS6-D1#TRMPBF | IC QUAD SPLY MONITOR ADJ SOT23-6 |
| 3-1906054-1 | CA 2MM OFNR 62.5/125,LC SEC GRE |
| PCV1V820MCL1GS | CAP ALUM 82UF 35V 20% SMD |
| 3-1906053-1 | CA 2MM OFNR 62.5/125,LC SEC YEL |
| LMK04033BEVAL/NOPB | BOARD EVALUATION LMK04033 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LMK04031BEVALXO | 功能描述:時(shí)鐘和定時(shí)器開發(fā)工具 LMK04031 EVAL BOARD RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評(píng)估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V |
| LMK04031BISQ | 制造商:Texas Instruments 功能描述:Clock Conditioner 48-Pin LLP EP T/R |
| LMK04031BISQ/NOPB | 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| LMK04031BISQE | 制造商:Texas Instruments 功能描述:PRECISION CLOCK CONDITIONER, 48LLP |
| LMK04031BISQE/NOPB | 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。