- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358798 > LH540215 (Sharp Corporation) 512 x 18 / 1024 x 18 Synchronous FIFO PDF資料下載
參數(shù)資料
| 型號： | LH540215 |
| 廠商： | Sharp Corporation |
| 英文描述： | 512 x 18 / 1024 x 18 Synchronous FIFO |
| 中文描述： | 512 ×一千〇二十四分之一十八× 18同步FIFO |
| 文件頁數(shù)： | 16/48頁 |
| 文件大?。?/td> | 423K |
| 代理商： | LH540215 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
READ CLOCK (RCLK)
A rising edge (LOW-to-HIGH transition) of RCLK initi-
ates a FIFO read cycle if LD is HIGH, or a programma-
ble-register read cycle if LD is LOW. All output-side
synchronous control inputs must meet setup and hold
times with respect to the rising edge of RCLK. The 18 data
outputs, and the output-side status flags, are meaningful
after specified time intervals, following a rising edge of
RCLK.
Conceptually, the RCLK input receives a free-running,
periodic ‘clock’ waveform, which is used to control other
signals which are edge-sensitive. However, there actually
is not any absolute requirement that the RCLK waveform
mustbe periodic. An ‘a(chǎn)synchronous’ mode of operation is
in fact possible, if REN is continuously asserted (that is,
is continuously held LOW), and RCLK receives aperiodic
‘clock’ pulses of suitable duration. There likewise is no
requirement that RCLK must have any particular synchro-
nization relation to the write clock WCLK. These two clock
inputs may in fact receive the same ‘clock’ signal; or they
may receive totally-different signals, which are not syn-
chronized to each other in any way.
READ ENABLE (REN)
Whenever REN is being asserted (is LOW), and the
FIFO is not empty, an 18-bit data word is loaded into the
output register from the memory array at every RCLK
rising edge (LOW-to-HIGH transition). Data words are
read from the two-port memory array sequentially, regard-
less of any ongoing write operation. Whenever REN is not
being asserted (is HIGH), the output register retains
whatever data word it contained previously, and no new
data word gets loaded into it from the memory array.
To prevent underrunning the internal FIFO boundaries,
further read operations are inhibited whenever the Empty
Flag (EF) is being asserted (is LOW). If a valid write
operation then occurs, upon the completion of that write
cycle EF again goes HIGH after a time t
REF
, and another
read operation is allowed to begin whenever RCLK
makes another LOW-to-HIGH transition. Effectively, REN
is overridden by EF; thus, during normal FIFO operation,
REN has no effect when the FIFO is empty.
In the Enhanced Operating Mode, one (or, some-
times two) additional read-enable inputs may be
ANDed with REN to control reading, depending on
the state of Control-Register Bit 05. The additional
read-enable input(s) are REN
2
(and OE).
Whenever EMODE is being asserted (is LOW),
RXI/REN
2
functions as REN
2
, an additional duplicate
(albeit assertive-HIGH) Read-Enable nput, in order to
provide an ‘interlocking’ mechanism for reliable
synchronization of two paralleled FIFOs.
Also, if Control Register bit 05 has been set, OE
takes on the extra role of serving as yet another
duplicate read-enable input, in addition to its usual
function of controlling the FIFO’s data outputs, in
order to inhibit further read operations whenever the
FIFO’s data outputs are disabled, and thereby to
prevent data loss under some circumstances.
OUTPUT ENABLE (OE)
OE is an assertive-LOW, asynchronous, output
enable. In the IDT-Compatible Operating Mode, OE has
only the effect of enabling or disabling the data outputs
Q
0
– Q
17
. That is, disabling Q
0
– Q
17
does not inhibit a
read operation, for data being transmitted to the output
register; the same data will remain available later, when
the outputs are again enabled, unless subsequently over-
written. When Q
0
– Q
17
are enabled, each of these 18
data outputs is in a normal HIGH or LOW state, according
to the bit pattern of the data word in the output register.
When Q
0
– Q
17
are disabled, each of these outputs is in
the high-Z (high-impedance) state.
In the Enhanced Operating Mode, if Control Regis-
ter bit 05 has been set, OE behaves as an additional
read-enable control input, as well as enabling and
disabling the data outputs Q
0
– Q
17
. Under these
circumstances, incrementing the read-address
pointer is inhibited whenever Q
0
– Q
17
are in the
high-Z state. Thus, ‘reading’ successive words which
fail ever to reach the outputs is prevented, as a
safeguard against data loss.
LOAD (LD)
The Sharp LH540215/25 FIFOs contain
three
18-bit
programmable registers. The contents of these three
registers may be loaded with data from the data inputs
D
0
– D
17
, or read out onto the data outputs Q
0
– Q
17
. The
first two registers are the Programmable-Flag-Offset-
Value Registers, for the Programmable Almost-Empty
Flag (PAE) and the Programmable Almost-Full Flag (PAF)
respectively.
The third register is the Control Register,
which includes several configuration-control bits
for selectively enabling and disabling Sharp’s
Enhanced-Operating-Mode features.
None of these three registers makes use of all of its
available 18 bits. Figure 5 shows which bit positions of
each register are operational. The two Programmable-
Flag-Offset-Value Registers each contain an offset value
in bits 0-8 (LH540215) or bits 0 – 9 (LH540225); bits 9 –
17 (LH540215) or bits 10 – 17 (LH540225) are unused.
The default values for both offsets are one-eighth of the
total number of words in the FIFO memory array, minus
one: 63 for a 512
×
18 FIFO, and 127 for a 1024
×
18
FIFO.
BOLD ITALIC = Enhanced Operating Mode
LH540215/25
512 x 18/1024 x 18 Synchronous FIFO
16
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LH540235 | 2048 x 18 / 4096 x 18 Synchronous FIFOs |
| LH5420 | 256 x 36 x 2 Bidirectional FIFO |
| LH5424-S | 5 mm T1 3/4 LED, Non Diffused Super-Bright, Hyper-Red GaAIAs-LED |
| LH5424-QT | 5 mm T1 3/4 LED, Non Diffused Super-Bright, Hyper-Red GaAIAs-LED |
| LH5424-T | 5 mm T1 3/4 LED, Non Diffused Super-Bright, Hyper-Red GaAIAs-LED |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LH540215U-15 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x18 Synchronous FIFO |
| LH540215U-20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x18 Synchronous FIFO |
| LH540215U-25 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x18 Synchronous FIFO |
| LH540215U-35 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x18 Synchronous FIFO |
| LH540215U-50 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x18 Synchronous FIFO |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。