參數(shù)資料
型號(hào): LH540205
廠商: Sharp Corporation
英文描述: CMOS 8192 x 9 Asynchronous FIFO
中文描述: 8192 × 9的CMOS異步FIFO
文件頁數(shù): 4/17頁
文件大小: 136K
代理商: LH540205
OPERATIONAL DESCRIPTION (cont’d)
Retransmit
The FIFO can be made to reread previously-read data
by means of the Retransmit function. A retransmit opera-
tion is initiated by pulsing the RT input LOW. Both R and
W must be deasserted (HIGH) for the duration of the
retransmit pulse. The FIFO’s internal read-address
pointer is reset to point to location zero, the first physical
memory location, while the internal write-address
pointer remains unchanged.
After a retransmit operation, those data words in the
region in between the read-address pointer and the
write-address pointer may be reaccessed by subsequent
read operations. A retransmit operation may affect the
state of the status flags FF, HF, and EF, depending on
the relocation of the read-address pointer. There is no
restriction on the number of times that a block of data
within an LH540205 may be read out, by repeating the
retransmit operation and the subsequent read operations.
The maximum length of a data block which may be
retransmitted is 8192 words. Note that if the write-address
pointer ever ‘wraps around’ (i.e., passes location zero
more than once) during a sequence of retransmit opera-
tions, some data words will be lost.
The Retransmit function is not available when the
LH540205 is operating in depth-cascaded mode,
because the FL/RT control pin must be used for first-load
selection rather than for retransmission control.
Table 1. Grouping-Mode Determination
During a Reset Operation
XI
FL/
RT
MODE
XO/HF
USAGE
XI
USAGE
FL/RT
USAGE
H
1
H
Cascaded
Slave
2
Cascaded
Master
2
XO
XI
FL
H
1
L
XO
XI
FL
L
X
Standalone
HF
(none)
RT
NOTES:
1. A reset operation forces XO HIGH for the n
th
FIFO, thus forcing
XI HIGH for the (n+1)
st
FIFO.
2. The terms ‘master’ and ‘slave’ refer to operation in depth-cas-
caded grouping mode.
3. H = HIGH; L = LOW; X = Don’t Care.
Table 2. Expansion-Pin Usage According to
Grouping Mode
I/O
PIN
STANDALONE
CASCADED
MASTER
CASCADED
SLAVE
I
XI
Grounded
From XO
(n-1st
FIFO)
From XO
(n-1st
FIFO)
O
XO/HF
Becomes
HF
To XI
(n+1st
FIFO)
To XI
(n+1st
FIFO)
I
FL/RT
Becomes
RT
Grounded
(Logic
LOW)
Logic
HIGH
Table 3. Status Flags
NUMBER OF UNREAD DATA
WORDS PRESENT WITHIN
8192
×
9 FIFO
FF
HF
EF
0
H
H
L
1 to 4096
H
H
H
4097 to 8191
H
L
H
8192
L
L
H
LH540205
CMOS 8192
×
9 Asynchronous FIFO
4
相關(guān)PDF資料
PDF描述
LH540215 512 x 18 / 1024 x 18 Synchronous FIFO
LH540235 2048 x 18 / 4096 x 18 Synchronous FIFOs
LH5420 256 x 36 x 2 Bidirectional FIFO
LH5424-S 5 mm T1 3/4 LED, Non Diffused Super-Bright, Hyper-Red GaAIAs-LED
LH5424-QT 5 mm T1 3/4 LED, Non Diffused Super-Bright, Hyper-Red GaAIAs-LED
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LH540205-20 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x9 Asynchronous FIFO
LH540205-25 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x9 Asynchronous FIFO
LH540205-35 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x9 Asynchronous FIFO
LH540205-50 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x9 Asynchronous FIFO
LH540205-65 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x9 Asynchronous FIFO