- 您現(xiàn)在的位置：買賣IC網 > PDF目錄369757 > LH28F640BFHE-PTTL80 Flash ROM PDF資料下載
參數(shù)資料
| 型號： | LH28F640BFHE-PTTL80 |
| 英文描述： | Flash ROM |
| 中文描述： | 閃存ROM |
| 文件頁數(shù)： | 13/56頁 |
| 文件大小： | 373K |
| 代理商： | LH28F640BFHE-PTTL80 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
- 13 -
LH28F160S5-L/S5H-L
4.1
Upon initial device power-up and after exit from
deep power-down mode, the device defaults to
read array mode. This operation is also initiated by
writing the Read Array command. The device
remains enabled for reads until another command
is written. Once the internal WSM has started a
block erase, full chip erase, (multi) word/byte write
or block lock-bit configuration, the device will not
recognize the Read Array command until the WSM
completes its operation unless the WSM is
suspended via an Erase Suspend and (Multi)
Word/Byte Write Suspend command. The Read
Array command functions independently of the V
PP
voltage and RP# must be V
IH
.
Read Array Command
4.2
The identifier code operation is initiated by writing
the Read Identifier Codes command. Following the
command write, read cycles from addresses shown
in
Fig. 2
retrieve the manufacture, device, block
lock configuration and block erase status (see
Table 4
for identifier code values). To terminate the
operation, write another valid command. Like the
Read Array command, the Read Identifier Codes
command functions independently of the V
PP
voltage and RP# must be V
IH
. Following the Read
Identifier Codes command, the following information
can be read :
Read Identifier Codes Command
Table 4 Identifier Codes
CODE
NOTE :
1.
X selects the specific block status code to be read. See
Fig. 2
for the device identifier code memory map.
4.3
The status register may be read to determine when
a block erase, full chip erase, (multi) word/byte
write or block lock-bit configuration is complete and
whether the operation completed successfully (see
Table 13.1
). It may be read at any time by writing
the Read Status Register command. After writing
this command, all subsequent read operations
output data from the status register until another
valid command is written. The status register
contents are latched on the falling edge of OE# or
CE# (Either CE
0
# or CE
1
#), whichever occurs. OE#
or CE# (Either CE
0
# or CE
1
#) must toggle to V
IH
before further reads to update the status register
latch. The Read Status Register command
functions independently of the V
PP
voltage. RP#
must be V
IH
.
Read Status Register Command
The extended status register may be read to
determine multi byte write availability (see
Table
13.2
). The extended status register may be read at
any time by writing the Multi Byte Write command.
After writing this command, all subsequent read
operations output data from the extended status
register, until another valid command is written. The
contents of the extended status register are latched
on the falling edge of OE# or CE# (Either CE
0
# or
CE
1
#), whichever occurs last in the read cycle.
Multi Byte Write command must be re-issued to
update the extended status register latch.
4.4
Status register bits SR.5, SR.4, SR.3 and SR.1 are
set to "1"s by the WSM and can only be reset by
the Clear Status Register command. These bits
indicate various failure conditions (see
Table 13.1
).
By allowing system software to reset these bits,
several operations (such as cumulatively erasing or
locking multiple blocks or writing several bytes in
Clear Status Register Command
ADDRESS
00000H
00001H
00002H
00003H
X0004H
(NOTE 1)
X0005H
(NOTE 1)
DATA
Manufacture Code
B0
Device Code
D0
Block Status Code
Block is Unlocked
Block is Locked
Last erase operation
completed successfully
Last erase operation did
not completed successfully
Reserved for Future Use
DQ
0
= 0
DQ
0
= 1
DQ
1
= 0
DQ
1
= 1
DQ
2-7
相關PDF資料 |
PDF描述 |
|---|---|
| LH28F800BJB-PBTL10 | Flash ROM |
| LH28F800BJB-PBTL90 | Flash ROM |
| LH28F800BJB-PTTL10 | Flash ROM |
| LH28F800BJB-PTTL90 | Flash ROM |
| LH28F800BJE-PBTL10 | Flash ROM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| LH28F640BFHE-PTTLHGA | 制造商:Sharp Microelectronics Corporation 功能描述:64M (4MX16) 3V, BOOT BLOCK, TOP, TSOP48, IND, HAZMAT - Trays |
| LH28F640BFHG-PBTLZ7 | 制造商:SHARP 制造商全稱:Sharp Electrionic Components 功能描述:64M (x16) Flash Memory |
| LH28F640SP | 制造商:SHARP 制造商全稱:Sharp Electrionic Components 功能描述:64Mbit (4Mbitx16/8Mbitx8) Page Flash Memory |
| LH28F640SPHT-PL12A | 功能描述:閃存 64MB X8/X16 3V DUAL SUPPLY RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結構:256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
| LH28F640SPHT-PTL12 | 功能描述:IC FLASH 64MBIT 120NS 56TSOP RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:2,000 系列:MoBL® 格式 - 存儲器:RAM 存儲器類型:SRAM - 異步 存儲容量:16M（2M x 8，1M x 16） 速度:45ns 接口:并聯(lián) 電源電壓:2.2 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-VFBGA 供應商設備封裝:48-VFBGA（6x8） 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復。