- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358760 > LC72714 (Sanyo Electric Co.,Ltd.) Mobile FM Multiplex Broadcast IC with On-Chip VICS Decoder PDF資料下載
參數(shù)資料
| 型號(hào)： | LC72714 |
| 廠商： | Sanyo Electric Co.,Ltd. |
| 英文描述： | Mobile FM Multiplex Broadcast IC with On-Chip VICS Decoder |
| 中文描述： | 多重移動(dòng)調(diào)頻廣播集成電路片VICS解碼器 |
| 文件頁(yè)數(shù)： | 5/29頁(yè) |
| 文件大?。?/td> | 232K |
| 代理商： | LC72714 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)
No. 6871-5/29
LC72714W
Pin Functions
Pin No.
Pin
Function
I/O
Pin circuit
Data bus I/O control 1 (SP = low)
*
1
Data bus I/O control 2 (SP = low)
*
1
DMA acknowledge (SP = low)
*
1
Write control signal (SP = low)
*
1
Read control signal (SP = low)
*
1
Address input 0 (SP = low) CCB CL input (SP = low)
1 (SP = low) CCB CE input (SP = low)
2 (SP = low) CCB DI input (SP = low)
3 (SP = low)
*
1
Chip select input (SP = L)
*
1
System reset input (negative logic)
Standby mode (positive logic)
3
4
13
38
39
40
41
42
43
44
46
45
IOCNT1
IOCNT2
DACK
WR
RD
A0/CL
A1/CE
A2/DI
A3
CS
RST
STNBY
SP = low: parallel, SP = high: serial
BUSWD = low: 8 bits, BUSWD = high: 16 bits
The test pin must be connected to the digital system ground (V
SS
).
Must be connected to the digital system power supply (V
DD
) or ground
(V
SS
) in normal operation.
As above
As above
As above
As above
47
48
60
58
59
61
62
49
SP
BUSWD
TEST
TPC1
TPC2
TOSEL1
TOSEL2
TIN
Clock regeneration monitor
Demodulated data monitor
5
6
CLK16
DATA
Frame start signal output
Block start signal output
Outputs a high level during frame synchronization
Outputs a high level during block synchronization
Level 4 CRC detection result output
9
10
7
8
11
FCK
BCK
FLOCK
BLOCK
CRC4
External CPU interrupt request output
DMA request signal
Read ready signal
Input
Input
Output
I/O
33
12
16
INT
DREQ
RDY
Data bus
The bus width can be set to be either 8 bits or 16 bits by the BUSWD
pin (pin 48).
For data input, only the lower 8 bits (D0 to D7) are valid.
*
3
17 to 24
D0 to D7
Output
Data bus (in 16-bit mode)
These pins are held in the output off state when BUSWD is low.
25 to 32
D8 to D15
I/O
Connections for the system clock crystal oscillator circuit.
The XIN pin can also be used as an external clock signal input.
64
1
XIN
XOUT
Input
Baseband (multiplex) signal input
53
MPXIN
–
+
Output
Subcarrier output (76 kHz bandpass filter output)
55
FLOUT
Continued on next page.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LC72714W | Mobile FM Multiplex Broadcast IC with On-Chip VICS Decoder |
| LC72720NM | Single-Chip RDS Signal-Processing System LSI(單片無(wú)線電數(shù)據(jù)系統(tǒng)信號(hào)處理LSI（大規(guī)模集成電路）) |
| LC72720YV | Single-Chip RDS Signal-Processing System IC(單片無(wú)線電數(shù)據(jù)系統(tǒng)信號(hào)處理芯片) |
| LC72720 | Single-Chip RDS Signal-Processing System LSI |
| LC72720M | Single-Chip RDS Signal-Processing System LSI |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LC72714W | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Mobile FM Multiplex Broadcast IC with On-Chip VICS Decoder |
| LC72715PW | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:CMOS IC Mobile FM Multiplex Broadcast IC with On-Chip VICS Decoder |
| LC72717PW | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Mobile FM Multiplex Broadcast (DARC) Receiver IC |
| LC72720 | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Single-Chip RDS Signal-Processing System LSI |
| LC72720M | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Single-Chip RDS Signal-Processing System LSI |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。