- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358742 > LAN91C96I (SMSC Corporation) NON-PCI SINGLE-CHIP FULL DUPLES ETHERNET CONTROLLER PDF資料下載
參數(shù)資料
| 型號： | LAN91C96I |
| 廠商： | SMSC Corporation |
| 英文描述： | NON-PCI SINGLE-CHIP FULL DUPLES ETHERNET CONTROLLER |
| 中文描述： | 非PCI單芯片以太網(wǎng)控制器全DUPLES |
| 文件頁數(shù)： | 48/110頁 |
| 文件大?。?/td> | 655K |
| 代理商： | LAN91C96I |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁當(dāng)前第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁
Non-PCI Single-Chip Full Duplex Ethernet Controller
Rev.
11/18/2004
Page 48
SMSC DS – LAN91C96I
DATASHEET
1110
F) -
RESET TX FIFOs - This command will reset both TX FIFOs. The TX FIFO holding the
packet numbers awaiting transmission and the TX Completion FIFO. This command
provides a mechanism for canceling packet transmissions, and reordering or bypassing
the transmit queue.
The RESET TX FIFOs command should only be used when the transmitter is disabled. Unlike the RESET
MMU command, the RESET TX FIFOs does not release any memory.
Notes
:
Only command 2 uses N2, N1 and N0.
When using the RESET TX FIFOS command, the CPU is responsible for releasing the memory associated with
outstanding packets, or re-enqueuing them. Packet numbers in the completion FIFO can be read via the FIFO
ports register before issuing the command.
MMU commands releasing memory (commands 8 and A) should only be issued if the corresponding packet
number has memory allocated to it.
COMMAND SEQUENCING
A second allocate command (command 2) should not be issued until the present one has completed.
Completion is determined by reading the FAILED bit of the allocation result register or through the allocation
interrupt. A second release command (commands 8 and A) should not be issued if the previous one is still
being processed. The BUSY bit indicates that a release command is in progress. After issuing command A,
the contents of the PNR should not be changed until BUSY goes low. After issuing command 8, command 6
should not be issued until BUSY goes low. BUSY BIT - Readable at bit “0” of the MMU command register
address. When set indicates that MMU is still processing a release command. When clear, MMU has already
completed last release command. BUSY and FAILED bits are set upon the trailing edge of command.
I/O SPACE - BANK2
OFFSET
1
NAME
TYPE
SYMBOL
AUTOTX
AUTO TX START REGISTER
READ/WRITE
D7
0
D6
0
D5
0
D4
0
D3
0
D2
0
D1
0
D0
0
AUTO TX START REGISTER -
This register specifies the value, in 16 byte multiples of when the transmit
state machine starts a transmit operation when the associated transmit buffer is enqueued into the
transmit FIFO.
The AutoTx bit as well as the ETEN bit must both be set in the pointer register in order for this register to
be utilized. Note: This register must be non-zero for the Auto-Tx function to work. A value of ”0” will disable
this function. The RCV bit in the Pointer register must be zero (0) as well. The RCV bit must be cleared so
that the packet being written and enqueued is being selected by the PNR and not the receive FIFO.
Register Operation: When Early Transmit is enabled via the ETEN bit in the pointer register, the host is
able to enqueue a buffer for transmit operation before all of the transmitted data is copied into the
LAN91C96I dual ported RAM. In the case of the AutoTx bit being cleared, the host must manually start the
transmit operation. When the AutoTx bit is set, the EPH Transmit engine compares the number of bytes
moved into the transmit packet buffer with the value of the Auto TX Start Register to start transmit
operation. This eliminates the requirement for the host to manually start the transmit.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LAN91C96I-MS | NON-PCI SINGLE-CHIP FULL DUPLES ETHERNET CONTROLLER |
| LAN91C96I-MU | NON-PCI SINGLE-CHIP FULL DUPLES ETHERNET CONTROLLER |
| LAN91C96IQFP | NON-PCI SINGLE-CHIP FULL DUPLES ETHERNET CONTROLLER |
| LAN91C96ITQFP | NON-PCI SINGLE-CHIP FULL DUPLES ETHERNET CONTROLLER |
| LANF72351D | ETHERNET 10BASE-T LAN FILTER MODULES |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LAN91C96I_07 | 制造商:SMSC 制造商全稱:SMSC 功能描述:Non-PCI Single-Chip Full Duplex Ethernet Controller |
| LAN91C96IMS | 制造商:Microchip Technology Inc 功能描述: |
| LAN91C96I-MS | 功能描述:以太網(wǎng) IC Non-PCI 10 Mbps Ethernet MAC RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| LAN91C96I-MU | 功能描述:以太網(wǎng) IC Non-PCI 10 Mbps Ethernet MAC RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| LAN91C96IQFP | 功能描述:以太網(wǎng) IC Non-PCI 10 Mbps Ethernet MAC RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。