- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358742 > LAN91C94 (SMSC Corporation) ISA/PCMCIA SINGLE CHIP ETHERNET CONTROLLER WITH RAM PDF資料下載
參數(shù)資料
| 型號： | LAN91C94 |
| 廠商： | SMSC Corporation |
| 英文描述： | ISA/PCMCIA SINGLE CHIP ETHERNET CONTROLLER WITH RAM |
| 中文描述： | 的ISA / PCMCIA的單芯片以太網(wǎng)控制器與RAM |
| 文件頁數(shù)： | 37/55頁 |
| 文件大?。?/td> | 482K |
| 代理商： | LAN91C94 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
FEAST Fast Ethernet Controller
for PCMCIA and Generic 16-Bit Applications
SMSC DS – LAN91C110 REV. B
Page 37
Rev. 09/05/02
Typical Flow of Events for Transmit (Auto Release = 1)
S/W DRIVER
MAC SIDE
1 ISSUE ALLOCATE MEMORY FOR TX - N
BYTES - the MMU attempts to allocate N bytes
of RAM.
2 WAIT FOR SUCCESSFUL COMPLETION
CODE - Poll until the ALLOC INT bit is set or
enable its mask bit and wait for the interrupt.
The TX packet number is now at the Allocation
Result Register.
3 LOAD TRANSMIT DATA - Copy the TX packet
number into the Packet Number Register. Write
the Pointer Register, then use a block move
operation from the upper layer transmit queue
into the Data Register.
4 ISSUE "ENQUEUE PACKET NUMBER TO TX
FIFO" - This command writes the number
present in the Packet Number Register into the
TX FIFO. The transmission is now enqueued.
No further CPU intervention is needed until a
transmit interrupt is generated.
5
The enqueued packet will be transferred to the
MAC block as a function of TXENA (nTCR) bit
and of the deferral process (1/2 duplex mode
only) state.
6
Transmit pages are released by transmit
completion.
7
a) The MAC generates a TXEMPTY interrupt
upon a completion of a sequence of enqueued
packets.
b) If a TX failure occurs on any packets, TX INT
is generated and TXENA is cleared, transmission
sequence stops. The packet number of the
failure packet is presented at the TX FIFO
PORTS Register.
8 a) SERVICE INTERRUPT – Read Interrupt
Status Register, exit the interrupt service
routine.
b) Option 1) Release the packet.
Option 2) Check the transmit status in the EPH
STATUS Register, write the packet number of
the current packet to the Packet Number
Register, re-enable TXENA, then go to step 4 to
start the TX sequence again.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LAN91C110TQFP | FEAST FAST ETHERNET CONTROLLER FOR PCMCIA AND GENERIC 16-BIT APPLICATIONS |
| LAN91C96I | NON-PCI SINGLE-CHIP FULL DUPLES ETHERNET CONTROLLER |
| LAN91C96I-MS | NON-PCI SINGLE-CHIP FULL DUPLES ETHERNET CONTROLLER |
| LAN91C96I-MU | NON-PCI SINGLE-CHIP FULL DUPLES ETHERNET CONTROLLER |
| LAN91C96IQFP | NON-PCI SINGLE-CHIP FULL DUPLES ETHERNET CONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LAN91C94TQFP | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:SMSC 功能描述: |
| LAN91C95 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| LAN91C95TQFP | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:SMSC 功能描述: |
| LAN91C95TQFP WAF | 制造商:SMSC 功能描述: |
| LAN91C96 | 制造商:SMSC 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。