參數(shù)資料
型號: LAN91C100FDTQFP
廠商: STANDARD MICROSYSTEMS CORP
元件分類: 微控制器/微處理器
英文描述: FEAST FAST ETHERNET CONTROLLER WITH FULL DUPLEX CAPABILITY
中文描述: 2 CHANNEL(S), 100M bps, LOCAL AREA NETWORK CONTROLLER, PQFP208
封裝: TQFP-208
文件頁數(shù): 61/79頁
文件大?。?/td> 585K
代理商: LAN91C100FDTQFP
FEAST Fast Ethernet Controller with Full Duplex Capability
SMSC DS – LAN91C100FD Rev. D
Page 61
Rev.
10/14/2002
PRELIMINARY
7.4
EISA 32 Bit SLAVEEISA 32 Bit Slave
On EISA the LAN91C100FD is accessed as a 32 bit I/O slave, along with a Slave DMA type "C" data path
option. As an I/O slave, the LAN91C100FD uses asynchronous accesses. In creating nRD and nWR
inputs, the timing information is externally derived from nCMD edges. Given that the access will be at least
1.5 to 2 clocks (more than 180ns at least) there is no need to negate EXRDY, simplifying the EISA
interface implementation. As a DMA Slave, the LAN91C100FD accepts burst transfers and is able to
sustain the peak rate of one doubleword every BCLK. Doubleword alignment is assumed for DMA
transfers. Up to three extra bytes in the beginning and at the end of the transfer should be moved by the
CPU using I/O accesses to the Data Register. The LAN91C100FD will sample EXRDY and postpone DMA
cycles if the memory cycle solicits wait states.
Table 7.3 - EISA 32 Bit Slave Signal Connections
EISA BUS
SIGNAL
LA2-LA15
LAN91C100FD
SIGNAL
A2-A15
NOTES
Address bus used for I/O space and register decoding,
latched by nADS (nSTART) trailing edge.
Qualifies valid I/O decoding - enabled access when low.
These signals are externally ORed. Internally the AEN pin is
latched by nADS rising edge and transparent while nADS is
low.
I/O Read strobe - asynchronous read accesses. Address is
valid before its leading edge. Must not be active during DMA
bursts if DMA is supported.
I/O Write strobe - asynchronous write access. Address is
valid before leading edge . Data latched on trailing edge.
Must not be active during DMA bursts if DMA is supported.
M/nIO
AEN
AEN
Latched W-R
combined with
nCMD
Latched W-R
combined with
nCMD
nSTART
RESDRV
nBE0 nBE1
nBE2 nBE3
IRQn
D0-D31
nRD
nWR
nADS
RESET
nBE0 n BE1
nBE2 nBE3
INTR0-INTR3
D0-D31
Address strobe is connected to EISA nSTART.
Byte enables. Latched on nADS rising edge.
Interrupts used as active high edge triggered
32 bit data bus. The bus byte(s) used to access the device
are a function of nBE0-nBE3:
nBE0
nBE1 nBE2
nBE3
0
0
0
0
0
0
1
1
1
1
0
0
0
1
1
1
1
0
1
1
1
1
0
1
1
1
1
0
Not used = tri-state on reads, ignored on writes. Note that
nBE2 and nBE3 override the value of A1, which is tied low in
this application. Other combinations of nBE are not
supported by the LAN91C100FD. Software drivers are not
anticipated to generate them.
Double word access
Low word access
High word access
Byte 0 access
Byte 1 access
Byte 2 access
Byte 3 access
相關(guān)PDF資料
PDF描述
LAN91C100 FEAST⑩ Fast Ethernet Controller
LAN91C110 FEAST FAST ETHERNET CONTROLLER FOR PCMCIA AND GENERIC 16-BIT APPLICATIONS
LAN91C96(100TQFP) LAN Node Controller
LAN91C96(100QFP) LAN Node Controller
LAN91C95 LAN Node Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LAN91C100QFP 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:SMSC 功能描述:
LAN91C100QFP WAF 制造商:SMSC 功能描述:
LAN91C110 制造商:SMSC 制造商全稱:SMSC 功能描述:FEAST FAST ETHERNET CONTROLLER FOR PCMCIA AND GENERIC 16-BIT APPLICATIONS
LAN91C110-JD 制造商:SMSC 功能描述:
LAN91C110-PU 功能描述:以太網(wǎng) IC Non-PCI 10/100 Ethernet MAC RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray