- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358741 > LAN91C100FDTQFP (STANDARD MICROSYSTEMS CORP) FEAST FAST ETHERNET CONTROLLER WITH FULL DUPLEX CAPABILITY PDF資料下載
參數(shù)資料
| 型號： | LAN91C100FDTQFP |
| 廠商： | STANDARD MICROSYSTEMS CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | FEAST FAST ETHERNET CONTROLLER WITH FULL DUPLEX CAPABILITY |
| 中文描述： | 2 CHANNEL(S), 100M bps, LOCAL AREA NETWORK CONTROLLER, PQFP208 |
| 封裝： | TQFP-208 |
| 文件頁數(shù)： | 23/79頁 |
| 文件大小： | 585K |
| 代理商： | LAN91C100FDTQFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁
FEAST Fast Ethernet Controller with Full Duplex Capability
SMSC DS – LAN91C100FD Rev. D
Page 23
Rev.
10/14/2002
PRELIMINARY
BANK 0
OFFSET
0
NAME
TYPE
SYMBOL
TCR
TRANSMIT CONTROL
REGISTER
READ/WRITE
This register holds bits programmed by the CPU to control some of the protocol transmit options.
HIGH
BYTE
LOW
BYTE
SWFDU
P
0
EPH
LOOP
0
0
STP
SQET
0
0
FDUPLX
MON_
CSN
0
FORCOL
0
NOCRC
0
0
0
0
0
0
0
PAD_EN
LOOP
TXENA
0
0
0
0
0
0
0
0
SWFDUP - Enables Switched Full Duplex mode. In this mode, transmit state machine is inhibited from
recognizing carrier sense, so deferrals will not occur. Also inhibits collision count, therefore, the collision
related status bits in the EPHSR are not valid (CTR_ROL, LATCOL, SQET, 16COL, MUL COL, and
SNGL COL). Uses COL100 as flow control, limiting backoff and jam to 1 clock each before inter-frame
gap, then retry will occur after IFG. If COL100 is active during preamble, full preamble will be output
before jam. When SWFDUP is high, the values of FDUPLX and MON_CSN have no effect. This bit should
be low for non-MII operation.
EPH_LOOP - Internal loopback at the EPH block. Serial data is internally looped back when set. Defaults
low. When EPH_LOOP is high the following transmit outputs are forced inactive: TXD0-TXD3 = 0h,
TXEN100 = TXEN = 0, TXD = 1. The following and external inputs are blocked: CRS=CRS100=0,
COL=COL100=0, RX_DV= RX_ER=0.
STP_SQET - Stop transmission on SQET error. If set, stops and disables transmitter on SQE test error.
Does not stop on SQET error and transmits next frame if clear. Defaults low.
FDUPLX - When set, the LAN91C100FD will cause frames to be received if they pass the address filter
regardless of the source of the frame. When clear, the node will not receive a frame sourced by itself.
This bit does not control the duplex mode operation, the duplex mode operation is controlled by the
SWFDUP bit.
MON_CSN - When set the LAN91C100FD monitors carrier while transmitting. It must see its own carrier
by the end of the preamble. If it is not seen, or if carrier is lost during transmission, the transmitter aborts
the frame without CRC and turns itself off and sets the LOST CARR bit in the EPHSR. When this bit is
clear the transmitter ignores its own carrier. Defaults low. Should be 0 for MII operation.
NOCRC - Does not append CRC to transmitted frames when set. Allows software to insert the desired
CRC. Defaults to zero, namely CRC inserted.
PAD_EN - When set, the LAN91C100FD will pad transmit frames shorter than 64 bytes with 00. The CPU
should write the actual byte count (1 – 1514/1518) into the BYTE COUNT area in the transmit buffer RAM.
If the CPU provides the 4 byte CRC, the maximum byte count will be 1518. If the CPU elects to have the
LAN91C100FD provide the CRC, the maximum byte count will be 1514. The CPU should then write the
actual packet data in the DATA AREA of the transmit buffer RAM. The LAN91C100FD will then determine
if padding is necessary, (BYTE COUNT AREA less then 64). If padding is required, the LAN91C100FD will
append data bytes of 00 to meet the minimum requirement of 64 bytes. When this bit is cleared, the
LAN91C100FD does not pad frames.
FORCOL - When set, the FORCOL bit will force a collision by not deferring deliberately. This bit is set and
cleared only by the CPU. When TXENA is enabled with no packets in the queue and while the FORCOL
bit is set, the LAN91C100FD will transmit a preamble pattern the next time a carrier is seen on the line. If a
packet is queued, a preamble and SFD will be transmitted. This bit defaults low to normal operation.
NOTE: The LATCOL bit in the EPHSR, setting up as a result of FORCOL, will reset TXENA to 0. In order
to force another collision, TXENA must be set to 1 again.
相關PDF資料 |
PDF描述 |
|---|---|
| LAN91C100 | FEAST⑩ Fast Ethernet Controller |
| LAN91C110 | FEAST FAST ETHERNET CONTROLLER FOR PCMCIA AND GENERIC 16-BIT APPLICATIONS |
| LAN91C96(100TQFP) | LAN Node Controller |
| LAN91C96(100QFP) | LAN Node Controller |
| LAN91C95 | LAN Node Controller |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| LAN91C100QFP | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:SMSC 功能描述: |
| LAN91C100QFP WAF | 制造商:SMSC 功能描述: |
| LAN91C110 | 制造商:SMSC 制造商全稱:SMSC 功能描述:FEAST FAST ETHERNET CONTROLLER FOR PCMCIA AND GENERIC 16-BIT APPLICATIONS |
| LAN91C110-JD | 制造商:SMSC 功能描述: |
| LAN91C110-PU | 功能描述:以太網(wǎng) IC Non-PCI 10/100 Ethernet MAC RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。