參數(shù)資料
型號(hào): LAN91C100-FD-SS
廠商: STANDARD MICROSYSTEMS CORP
元件分類: 微控制器/微處理器
英文描述: FEAST Fast Ethernet Controller with Full Duplex Capability
中文描述: 2 CHANNEL(S), 100M bps, LOCAL AREA NETWORK CONTROLLER, PQFP208
封裝: GREEN, QFP-208
文件頁數(shù): 53/67頁
文件大?。?/td> 369K
代理商: LAN91C100-FD-SS
SMSC DS – LAN91C100FD REV. B
Page 53
Rev. 01-20-06
EISA 32 BIT SLAVEEISA 32 bit slave
On EISA the LAN91C100FD is accessed as a 32 bit I/O slave, along with a Slave DMA type "C" data path option. As an
I/O slave, the LAN91C100FD uses asynchronous accesses. In creating nRD and nWR inputs, the timing information is
externally derived from nCMD edges. Given that the access will be at least 1.5 to 2 clocks (more than 180ns at least) there
is no need to negate EXRDY, simplifying the EISA interface implementation. As a DMA Slave, the LAN91C100FD accepts
burst transfers and is able to sustain the peak rate of one doubleword every BCLK. Doubleword alignment is assumed for
DMA transfers. Up to three extra bytes in the beginning and at the end of the transfer should be moved by the CPU using
I/O accesses to the Data Register. The LAN91C100FD will sample EXRDY and postpone DMA cycles if the memory cycle
solicits wait states.
Table 5 - EISA 32 Bit Slave Signal Connections
EISA BUS
SIGNAL
LAN91C100FD
SIGNAL
NOTES
LA2-LA15
A2-A15
Address bus used for I/O space and register decoding, latched
by nADS (nSTART) trailing edge.
M/nIO
AEN
AEN
Qualifies valid I/O decoding - enabled access when low. These
signals are externally ORed. Internally the AEN pin is latched by
nADS rising edge and transparent while nADS is low.
Latched W-R
combined with
nCMD
nRD
I/O Read strobe - asynchronous read accesses. Address is valid
before its leading edge. Must not be active during DMA bursts if
DMA is supported.
Latched W-R
combined with
nCMD
nWR
I/O Write strobe - asynchronous write access. Address is valid
before leading edge . Data latched on trailing edge. Must not be
active during DMA bursts if DMA is supported.
nSTART
nADS
Address strobe is connected to EISA nSTART.
RESDRV
RESET
nBE0 nBE1
nBE2 nBE3
nBE0 n BE1
nBE2 nBE3
Byte enables. Latched on nADS rising edge.
IRQn
INTR0-INTR3
Interrupts used as active high edge triggered
D0-D31
D0-D31
32 bit data bus. The bus byte(s) used to access the device are a
function of nBE0-nBE3:
nBE0 nBE1 nBE2 nBE3
0 0 0 0
Double word access
0 0 1 1
Low word access
1 1 0 0 High word access
0 1 1 1 Byte 0 access
1 0 1 1 Byte 1 access
1 1 0
1
Byte 2 access
1 1 1 0 Byte 3 access
Not used = tri-state on reads, ignored on writes. Note that nBE2
and nBE3 override the value of A1, which is tied low in this
application. Other combinations of nBE are not supported by the
LAN91C100FD. Software drivers are not anticipated to generate
them.
相關(guān)PDF資料
PDF描述
LAN91C100-FD FEAST FAST ETHERNET CONTROLLER WITH FULL DUPLEX CAPABILITY
LAN91C100FD FEAST FAST ETHERNET CONTROLLER WITH FULL DUPLEX CAPABILITY
LAN91C100FDREVD FEAST FAST ETHERNET CONTROLLER WITH FULL DUPLEX CAPABILITY
LAN91C100FDREVB FEAST FAST ETHERNET CONTROLLER WITH FULL DUPLEX CAPABILITY
LAN91C100FDTQFP FEAST FAST ETHERNET CONTROLLER WITH FULL DUPLEX CAPABILITY
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LAN91C100FD-SS 功能描述:以太網(wǎng) IC Non-PCI 10/100 Ethernet MAC RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
LAN91C100-FD-ST 制造商:SMSC 制造商全稱:SMSC 功能描述:FEAST Fast Ethernet Controller with Full Duplex Capability
LAN91C100FD-ST 功能描述:以太網(wǎng) IC Non-PCI 10/100 Ethernet MAC RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
LAN91C100FDTQFP 功能描述:以太網(wǎng) IC Non-PCI 10/100 Ethernet MAC RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
LAN91C100QFP 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:SMSC 功能描述: