- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377598 > L64250JC15 (Innovasic Semiconductor) Histogram/Hough Transform Processor PDF資料下載
參數(shù)資料
| 型號： | L64250JC15 |
| 廠商： | Innovasic Semiconductor |
| 英文描述： | Histogram/Hough Transform Processor |
| 中文描述： | 直方圖/ Hough變換處理器 |
| 文件頁數(shù)： | 6/21頁 |
| 文件大小： | 100K |
| 代理商： | L64250JC15 |
IA64250
Histogram/Hough Transform Processor
INITIALIZATION MODE:
Initialization defines the operation of the IA64250. The mode and marker memories store
66 nine-bit words that define the operation of the part and contain marker information. The
REGADR input is used to select the proper register. Data is written over the CI bus and
read on the DO bus. The AT pin controls whether data is a mode word or a marker. When
AT is low, the data written is mode information, which is stored in the mode registers
contained in the controller block. When AT is high, the data is a marker, and is stored in the
marker memory. To prevent erroneous operation STARTIOn should be high, and IODV
and DV should be low during initialization.
Mode Register Table:
A
T
DR
W
W
ci0
ci1
ci2
ci3
R
do0
do1
do2
do3
0
0
W
sel0
sel1
sel2
sel3
0
1
W
fn0
fn1
Eq
io0
Marker Memory Table:
AT
REGADR
R/W
CONTENTS
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
59
R/W
R/W MARKER 6 ACC COUNT BITS 18-23*
*ACC COUNT BIT 18-23 APPEARS ON BIT LOCATION 0-5 RESPECTIVELY
Data Sheet
As of Production Ver. 01
Copyright
2000
innov
ASIC
The End of Obsolescence
ENG211001219-01
www.innovasic.com
Customer Support:
Page 6 of 21
1-888-824-4184
REGA
R/
BIT LOCATION
ci4
do4
lut0
io1
ci5
do5
lut1
hclr0
ci6
do6
sh1
hclr1
ci7
do7
sat
func
ci8
do8
TESTn
pdwn
0
1
2
3
16
17
18
19
32
33
34
35
36
37
38
39
56
57
58
R
R
R
R
W
W
W
W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
GREY LEVEL OF MAXIMUM ACC COUNT BITS 0-8
MAXIMUM ACC COUNT BITS 0-8
MAXIMUM ACC COUNT BITS 9-17
MAXIMUM ACC COUNT BITS 18-23*
TEST MODE, DO NOT ACCESS
TEST MODE, DO NOT ACCESS
TEST MODE, DO NOT ACCESS
TEST MODE, DO NOT ACCESS
R/W MARKER 0 GREY LEVEL BITS 0-8
R/W MARKER 0 ACC COUNT BITS 0-8
R/W MARKER 0 ACC COUNT BITS 9-17
R/W MARKER 0 ACC COUNT BITS 18-23*
R/W MARKER 1 GREY LEVEL BITS 0-8
R/W MARKER 1 ACC COUNT BITS 0-8
R/W MARKER 1 ACC COUNT BITS 9-17
R/W MARKER 1 ACC COUNT BITS 18-23*
.
.
.
R/W MARKER 6 GREY LEVEL BITS 0-8
R/W MARKER 6 ACC COUNT BITS 0-8
R/W MARKER 6 ACC COUNT BITS 9-17
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| L64250JC20 | Histogram/Hough Transform Processor |
| L642DU12RE | 128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only Uniform Sector Flash Memory with VersatileI/O⑩ Control |
| L642DU90RI | 128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only Uniform Sector Flash Memory with VersatileI/O⑩ Control |
| L642DU12RI | 128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only Uniform Sector Flash Memory with VersatileI/O⑩ Control |
| L64360 | Highly Integrated ATM Segmentation and Reassembly (SAR) Engine optimized for internetworking applications(用于優(yōu)化網(wǎng)絡(luò)的高度集成的異步傳輸模式-分段和重組處理芯片) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| L64250JC-15 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Image Processor |
| L64250JC20 | 制造商:INNOVASIC 制造商全稱:INNOVASIC 功能描述:Histogram/Hough Transform Processor |
| L64250JC-20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Image Processor |
| L64260GC-30 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Filter |
| L64260GC-40 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Filter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。