- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1932 > KSZ8873MLLJ (Micrel Inc)IC ETHERNET SWITCH 3PORT 64LQFP PDF資料下載
參數(shù)資料
| 型號： | KSZ8873MLLJ |
| 廠商： | Micrel Inc |
| 文件頁數(shù)： | 31/108頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ETHERNET SWITCH 3PORT 64LQFP |
| 特色產(chǎn)品： | KSZ8873MLLJ Ethernet Switches |
| 標(biāo)準(zhǔn)包裝： | 160 |
| 系列： | * |
| 其它名稱： | 576-3996 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當(dāng)前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁
Micrel, Inc.
KSZ8873MLLJ
September 2011
29
M9999-091911-1.8
The MII operates in either PHY mode or MAC mode. The data interface is a nibble wide and runs at the network bit rate
(not encoded). Additional signals on the transmit side indicate when data is valid or when an error occurs during
transmission. Similarly, the receive side has signals that convey when the data is valid and without physical layer errors.
For half duplex operation, the SCOL signal indicates if a collision has occurred during transmission.
The KSZ8873MLLJ does not provide the MRXER signal for PHY mode operation and the MTXER signal for MAC mode
operation. Normally, MRXER indicates a receive error coming from the physical layer device and MTXER indicates a
transmit error from the MAC device. Since the switch filters error frames, these MII error signals are not used by the
KSZ8873MLLJ. So, for PHY mode operation, if the device interfacing with the KSZ8873MLLJ has an MRXER input pin, it
needs to be tied low. And, for MAC mode operation, if the device interfacing with the KSZ8873 MLLJ has an MTXER input
pin, it also needs to be tied low.
The KSZ8873MLLJ provides a bypass feature in the MII PHY mode. Pin SMTXER3/MII_LINK is used for MII link status. If
the host is power down, pin MII_LINK will go to high. In this case, no new ingress frames from port1 or port 2 will be sent
out through port 3, and the frames for port 3 already in packet memory will be flushed out.
MII Management (MIIM) Interface
The KSZ8873MLLJ supports the IEEE 802.3 MII Management Interface, also known as the Management Data
Input/Output (MDIO) Interface. This interface allows upper-layer devices to monitor and control the states of the
KSZ8873MLLJ. An external device with MDC/MDIO capability is used to read the PHY status or configure the PHY
settings. Further detail on the MIIM interface is found in Clause 22.2.4.5 of the IEEE 802.3u Specification and refer to
802.3 section 22.3.4 for the timing.
The MIIM interface consists of the following:
A physical connection that incorporates the data line (SDA_MDIO) and the clock line (SCL_MDC).
A specific protocol that operates across the aforementioned physical connection that allows an external
controller to communicate with the KSZ8873MLLJ device.
Access to a set of eight 16-bit registers, consisting of six standard MIIM registers [0:5] and two custom MIIM
registers [29, 31].
The MIIM Interface can operate up to a maximum clock speed of 5MHz.
The following table depicts the MII Management Interface frame format.
Preamble
Start of
Frame
Read/Write
OP Code
PHY
Address
Bits [4:0]
REG
Address
Bits [4:0]
TA
Data Bits [15:0]
Idle
Read
32 1’s
01
10
AAAAA
RRRRR
Z0
DDDDDDDD_DDDDDDDD
Z
Write
32 1’s
01
AAAAA
RRRRR
10
DDDDDDDD_DDDDDDDD
Z
Table 4. MII Management Interface Frame Format
Serial Management Interface (SMI)
The SMI is the KSZ8873MLLJ non-standard MIIM interface that provides access to all KSZ8873MLLJ configuration
registers. This interface allows an external device to completely monitor and control the states of the KSZ8873MLLJ.
The SMI interface consists of the following:
A physical connection that incorporates the data line (SDA_MDIO) and the clock line (SCL_MDC).
A specific protocol that operates across the aforementioned physical connection that allows an external
controller to communicate with the KSZ8873MLLJ device.
Access to all KSZ8873MLLJ configuration registers. Register access includes the Global, Port and Advanced
Control Registers 0-198 (0x00 – 0xC6), and indirect access to the standard MIIM registers [0:5] and custom
MIIM registers [29, 31].
The following table depicts the SMI frame format.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KSZ8873MMLI | IC ETHERNET SWITCH 3PORT 64LQFP |
| KSZ8893FQL | IC SWITCH FAST ETH 3PORT 128PQFP |
| KSZ8895MQI | IC ETHERNET SWITCH 5PORT 128PQFP |
| KSZ8895MQ | IC ETHERNET SW 5PORT 128-PQFP |
| KSZ8993FL | IC CONV MED 10/100 SGL 128PQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KSZ8873MML | 功能描述:以太網(wǎng) IC 3-Port Fast Ethernet Switch with 2x MII Interface, Lead Free RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8873MML-EVAL | 功能描述:以太網(wǎng)開發(fā)工具 3-Port Fast Ethernet Switch with 2x MII Interface - Evaluation Board RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓: |
| KSZ8873MMLI | 功能描述:以太網(wǎng) IC 3-Port Fast Ethernet Switch with 2x MII Interface (Industrial Grade) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8873RLL | 功能描述:以太網(wǎng) IC 3-Port Fast Ethernet Switch with 1x RMII Interface, Lead Free RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8873RLL-EVAL | 功能描述:以太網(wǎng)開發(fā)工具 3-Port Fast Ethernet Switch with 1x RMII Interface - Evalaution Board RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。