參數(shù)資料
型號(hào): KSZ8842-PMBL
廠商: Micrel Inc
文件頁(yè)數(shù): 63/119頁(yè)
文件大?。?/td> 0K
描述: IC ETHERNT SW 2PORT PCI 100LFBGA
特色產(chǎn)品: Micrel Drives Ethernet Into the Global Automotive World
標(biāo)準(zhǔn)包裝: 260
控制器類型: 以太網(wǎng)開關(guān)控制器
接口: PCI
電源電壓: 3.1 V ~ 3.5 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 100-LFBGA
供應(yīng)商設(shè)備封裝: 100-LFBGA
包裝: 托盤
產(chǎn)品目錄頁(yè)面: 1081 (CN2011-ZH PDF)
配用: 576-1636-ND - BOARD EVALUATION KSZ8842-PMQL
其它名稱: 576-3089
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)當(dāng)前第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)
Micrel, Inc.
KSZ8842-PMQL/PMBL
October 2007
48
M9999-100207-1.5
Bit
Default
R/W
Description
25
0
RW
DMRPSIE DMA MAC Receive Process Stopped Interrupt Enable
When this bit is set, the DMA MAC Receive Process Stopped Interrupt is
enabled.
When this bit is reset, the DMA MAC Receive Process Stopped Interrupt
is disabled.
24 – 0
RO
Reserved
Interrupt Status Register (INTST Offset 0x002C)
This register contains the status bits for the CPU. When the corresponding bit is set, the CPU is interrupted. The driver
usually reads this register during interrupt service routine or polling. The register bits are not cleared when read. Each
field can be masked.
The following table shows the register bit fields.
Bit
Default
R/W
Description
31
0
RW
DMLCS DMA MAC Link Changed Status
When this bit is set, it indicates that the DMA MAC link status has
changed from link up to link down or from link down to link up.
This edge-triggered interrupt status is cleared by writing 1 to this bit.
30
0
RW
DMTS DMA MAC Transmit Status
When this bit is set, it indicates that the DMA MAC has transmitted at
least a frame on the DMA port and the MAC is ready for new frames from
the host.
This edge-triggered interrupt status is cleared by writing 1 to this bit.
29
0
RW
DMRS DMA MAC Receive Status
When this bit is set, it indicates that the DMA MAC has received a frame
from the DMA port and it is ready for the host to process
This edge-triggered interrupt status is cleared by writing 1 to this bit.
28
0
RW
DMTBUS DMA MAC Transmit Buffer Unavailable Status
When this bit is set, it indicates that the next descriptor on the transmit list
is owned by the host and cannot be acquired by the KSZ8842-
PMQL/PMBL. The transmission process is suspended. To resume
processing transmit descriptors, the host should change the ownership bit
of the descriptor and then issue a transmit start command.
This edge-triggered interrupt status is cleared by writing 1 to this bit.
27
0
RW
DMRBUS DMA MAC Receive Buffer Unavailable Status
When this bit is set, it indicates that the descriptor list is owned by the host
and cannot be acquired by the KSZ8842-PMQL/PMBL. The receiving
process is suspended. To resume processing receive descriptors, the
host should change the ownership of the descriptor and may issue a
receive start command. If no receive start command is issued, the
receiving process resumes when the next recognized incoming frame is
received. After the first assertion, this bit is not asserted for any
subsequent not owned receive descriptors fetches. This bit is asserted
only when the previous receive descriptor was owned by the KSZ8842-
PMQL/PMBL.
This edge-triggered interrupt status is cleared by writing 1 to this bit.
26
0
RW
DMTPSS DMA MAC Transmit Process Stopped Status
Asserted when the DMA MAC transmit process enters the stopped state.
This edge-triggered interrupt status is cleared by writing 1 to this bit.
25
0
RW
DMRPSS DMA MAC Receive Process Stopped Status
Asserted when the DMA MAC receive process enters the stopped state.
This edge-triggered interrupt status is cleared by writing 1 to this bit.
24 – 0
RO
Reserved
相關(guān)PDF資料
PDF描述
KSZ8893FQL-FX IC SWITCH ETH 3PORT 128-PQFP
PIC12C509AT-04E/SN IC MCU OTP 1KX12 8SOIC
PIC16F1829T-I/SS MCU PIC 14K FLASH 1K RAM 20SSOP
V72A24C400BL3 CONVERTER MOD DC/DC 24V 400W
PIC16F677-E/SS IC PIC MCU FLASH 2KX14 20SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KSZ8842-PMBL AM 功能描述:以太網(wǎng) IC 2-Port Ethernet Switch/Repeater + 32-bit/33MHz PCI bus interface(Lead Free) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
KSZ8842-PMBL AM TR 功能描述:以太網(wǎng) IC 2-Port Ethernet Switch/Repeater + 32-bit/33MHz PCI bus interface(Lead Free) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
KSZ8842-PMBLAM 制造商:Micrel 功能描述:Ethernet Switch 2-Port 10Mbps/100Mbps
KSZ8842-PMBL-AM 功能描述:Ethernet Switch 10/100 Base-T/TX PHY PCI Interface 制造商:microchip technology 系列:- 包裝:托盤 零件狀態(tài):要求報(bào)價(jià) 協(xié)議:以太網(wǎng) 功能:開關(guān) 接口:PCI 標(biāo)準(zhǔn):10/100 Base-T/TX PHY 電壓 - 電源:3.1 V ~ 3.5 V 電流 - 電源:122mA 工作溫度:-40°C ~ 85°C 封裝/外殼:100-LFBGA 供應(yīng)商器件封裝:* 標(biāo)準(zhǔn)包裝:260
KSZ8842-PMBL-EVAL 功能描述:以太網(wǎng)開發(fā)工具 2+1 Port 10/100 Ethernet Switch with 32b/33MHz PCI Interface (BGA Version) Eval Board RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評(píng)估:KSZ8873RLL 接口類型:RMII 工作電源電壓: