- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11593 > KSZ8842-PMBL (Micrel Inc)IC ETHERNT SW 2PORT PCI 100LFBGA PDF資料下載
參數(shù)資料
| 型號： | KSZ8842-PMBL |
| 廠商： | Micrel Inc |
| 文件頁數(shù)： | 30/119頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ETHERNT SW 2PORT PCI 100LFBGA |
| 特色產(chǎn)品： | Micrel Drives Ethernet Into the Global Automotive World |
| 標(biāo)準(zhǔn)包裝： | 260 |
| 控制器類型： | 以太網(wǎng)開關(guān)控制器 |
| 接口： | PCI |
| 電源電壓： | 3.1 V ~ 3.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-LFBGA |
| 供應(yīng)商設(shè)備封裝： | 100-LFBGA |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 1081 (CN2011-ZH PDF) |
| 配用： | 576-1636-ND - BOARD EVALUATION KSZ8842-PMQL |
| 其它名稱： | 576-3089 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁
Micrel, Inc.
KSZ8842-PMQL/PMBL
October 2007
18
M9999-100207-1.5
Ball
Number
Ball
Name
Type
Ball Function
K2
IRDYN
I/O
PCI Initiator Ready
As a bus master, this signal is asserted low to indicate valid data phases on PAD [31:0]
during write data phases, indicates it is ready to accept data during read data phases. As a
target, it’ll monitor this IRDYN signal that indicates the master has put the data on the bus.
H3
TRDYN
I/O
PCI Target Ready
As a bus target, this signal is asserted low to indicate valid data phases on PAD [31:0] during
read data phases, indicating it is ready to accept data during write data phases. As a master,
it will monitor this TRDYN signal that indicates the target is ready for data during read/write
operation.
J3
STOPN
I/O
PCI Stop
This signal is asserted low by the target device to stop the current transaction
K3
IDSEL
I/O
PCI Initialization Device Select.
This signal is used to select the KSZ8842-PMQL/PMBL during configuration read and write
transactions.
H4
DEVSELN
I/O
PCI Device Select
This signal is asserted low when it is selected as a target during a bus transaction. As a bus
master, the KSZ8842-PMBL samples this signal to insure that the destination address for the
data transfer is recognized by a PCI target.
J4
REQN
O
PCI Request
The KSZ8842-PMBL will assert this signal low to request PCI bus master operation.
K4
GNTN
I
PCI Grant
This signal is asserted low to indicate to the KSZ8842-PMBL that it has been granted the PCI
bus master operation.
H5
PERRN
I/O
PCI Parity Error
The KSZ8842-PMBL as a master or target will assert this signal low to indicate a parity error
on any incoming data. As a bus master, it will monitor this signal on all write operations.
J5
SERRN
O
PCI System Error
This system error signal is asserted low by the KSZ8842-PMBL.This signal is used to report
address parity errors.
K5
CBE3N
I
K6
CBE2N
I
J6
CBE1N
I
H6
CBE0N
I
Command and Byte Enable
These signals are multiplexed on the same PCI pins. During the address phase, these lines
define the bus command. During the data phase, these lines are used as Byte Enables. The
Byte enables are valid for the entire data phase and determine which byte lanes carry
meaningful data.
K7
PAD31
I/O
PCI Address / Data 31
Address and data are multiplexed on the all of the PAD balls. The PAD pins carry the
physical address during the first clock cycle of a transaction, and carry data during the
subsequent clock cycles.
J7
PAD30
I/O
PCI Address / Data 30
H7
PAD29
I/O
PCI Address / Data 29
K8
PAD28
I/O
PCI Address / Data 28
J8
PAD27
I/O
PCI Address / Data 27
H8
PAD26
I/O
PCI Address / Data 26
K9
PAD25
I/O
PCI Address / Data 25
J9
PAD24
I/O
PCI Address / Data 24
K10
PAD23
I/O
PCI Address / Data 23
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KSZ8893FQL-FX | IC SWITCH ETH 3PORT 128-PQFP |
| PIC12C509AT-04E/SN | IC MCU OTP 1KX12 8SOIC |
| PIC16F1829T-I/SS | MCU PIC 14K FLASH 1K RAM 20SSOP |
| V72A24C400BL3 | CONVERTER MOD DC/DC 24V 400W |
| PIC16F677-E/SS | IC PIC MCU FLASH 2KX14 20SSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KSZ8842-PMBL AM | 功能描述:以太網(wǎng) IC 2-Port Ethernet Switch/Repeater + 32-bit/33MHz PCI bus interface(Lead Free) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8842-PMBL AM TR | 功能描述:以太網(wǎng) IC 2-Port Ethernet Switch/Repeater + 32-bit/33MHz PCI bus interface(Lead Free) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8842-PMBLAM | 制造商:Micrel 功能描述:Ethernet Switch 2-Port 10Mbps/100Mbps |
| KSZ8842-PMBL-AM | 功能描述:Ethernet Switch 10/100 Base-T/TX PHY PCI Interface 制造商:microchip technology 系列:- 包裝:托盤 零件狀態(tài):要求報價 協(xié)議:以太網(wǎng) 功能:開關(guān) 接口:PCI 標(biāo)準(zhǔn):10/100 Base-T/TX PHY 電壓 - 電源:3.1 V ~ 3.5 V 電流 - 電源:122mA 工作溫度:-40°C ~ 85°C 封裝/外殼:100-LFBGA 供應(yīng)商器件封裝:* 標(biāo)準(zhǔn)包裝:260 |
| KSZ8842-PMBL-EVAL | 功能描述:以太網(wǎng)開發(fā)工具 2+1 Port 10/100 Ethernet Switch with 32b/33MHz PCI Interface (BGA Version) Eval Board RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。