- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373157 > KM48S2020C (SAMSUNG SEMICONDUCTOR CO. LTD.) 1M x 8Bit x 2 Banks Synchronous DRAM(1M x 8位 x 2組同步動(dòng)態(tài)RAM) PDF資料下載
參數(shù)資料
| 型號(hào)： | KM48S2020C |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 1M x 8Bit x 2 Banks Synchronous DRAM(1M x 8位 x 2組同步動(dòng)態(tài)RAM) |
| 中文描述： | 1M × 8位× 2銀行同步DRAM（1米× 8位× 2組同步動(dòng)態(tài)RAM）的 |
| 文件頁(yè)數(shù)： | 6/44頁(yè) |
| 文件大?。?/td> | 605K |
| 代理商： | KM48S2020C |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)
KM48S2020C
REV. 5 Feb. '98
CMOS SDRAM
AC OPERATING TEST CONDITIONS
(V
DD
= 3.3V
±
0.3V, T
A
= 0 to 70
°
C)
Parameter
Value
Unit
AC input levels (Vih/Vil)
2.4/0.4
V
Input timing measurement reference level
1.4
V
Input rise and fall time
tr/tf = 1/1
ns
Output timing measurement reference level
1.4
V
Output load condition
See Fig. 2
OPERATING AC PARAMETER
(AC operating conditions unless otherwise noted)
1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time
and then rounding off to the next higher integer.
2. Minimum delay is required to complete write.
3. All parts allow every cycle column address change.
4. In case of row precharge interrupt, auto precharge and read burst stop.
Notes :
3.3V
1200
870
Output
50pF
V
OH
(DC) = 2.4V, I
OH
= -2mA
V
OL
(DC) = 0.4V, I
OL
= 2mA
Vtt = 1.4V
50
Output
50pF
Z0 = 50§ù
(Fig. 2) AC output load circuit
(Fig. 1) DC output load circuit
Parameter
Symbol
Version
Unit
Note
-8
-H
-L
-10
Row active to row active delay
t
RRD
(min)
16
20
20
20
ns
1
RAS to CAS delay
t
RCD
(min)
20
20
20
26
ns
1
Row precharge time
t
RP
(min)
20
20
20
26
ns
1
Row active time
t
RAS
(min)
48
50
50
50
ns
1
t
RAS
(max)
100
us
Row cycle time
t
RC
(min)
68
70
70
80
ns
1
Last data in to row precharge
t
RDL
(min)
8
10
10
12
ns
2
Last data in to new col. address delay
t
CDL
(min)
1
CLK
2
Last data in to burst stop
t
BDL
(min)
1
CLK
2
Col. address to col. address delay
t
CCD
(min)
1
CLK
3
Number of valid output data
CAS latency=3
2
ea
4
CAS latency=2
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KM48S8020B | 4M x 8Bit x 2 Banks Synchronous DRAM(4M x 8位 x 2組同步動(dòng)態(tài)RAM) |
| KM48S8030D | 64Mbit SDRAM 2M x 8Bit x 4 Banks Synchronous DRAM LVTTL |
| KM48S8030 | 2M x 8Bit x 4 Banks Synchronous DRAM |
| KM48S8030C | 2M x 8Bit x 4 Banks Synchronous DRAM |
| KM48V2004C | 2M x 8Bit CMOS Dynamic RAM with Extended Data Out(2M x 8位CMOS 動(dòng)態(tài)RAM(帶擴(kuò)展數(shù)據(jù)輸出)) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KM48S2020CT-G10 | 制造商:Samsung Semiconductor 功能描述: |
| KM48S8020AT-G10 | 制造商:Samsung Electro-Mechanics 功能描述:SDRAM, 2x 4Mx 8, 54 Pin, Plastic, TSOP |
| KM48S8030 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2M x 8Bit x 4 Banks Synchronous DRAM |
| KM48S8030C | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2M x 8Bit x 4 Banks Synchronous DRAM |
| KM48S8030CT-G/FA | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2M x 8Bit x 4 Banks Synchronous DRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。