參數(shù)資料
型號(hào): KM416C4004C
廠商: SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述: 4M x 16bit CMOS Dynamic RAM with Extended Data Out
中文描述: 4米× 16位的CMOS動(dòng)態(tài)隨機(jī)存儲(chǔ)器的擴(kuò)展數(shù)據(jù)輸出
文件頁(yè)數(shù): 8/36頁(yè)
文件大?。?/td> 946K
代理商: KM416C4004C
KM416C4004C,
KM416C4104C
CMOS DRAM
KM416C40(1)04C Truth Table
RAS
H
L
LCAS
X
H
UCAS
X
H
W
X
X
OE
X
X
DQ0 - DQ7
Hi-Z
Hi-Z
DQ8-DQ15
Hi-Z
Hi-Z
STATE
Standby
Refresh
L
L
H
H
L
DQ-OUT
Hi-Z
Byte Read
L
H
L
H
L
Hi-Z
DQ-OUT
Byte Read
L
L
L
L
H
H
L
L
H
DQ-OUT
DQ-IN
DQ-OUT
-
Word Read
Byte Write
L
H
L
L
H
-
DQ-IN
Byte Write
L
L
L
L
H
DQ-IN
DQ-IN
Word Write
L
L
L
H
H
Hi-Z
Hi-Z
-
NOTES
An initial pause of 200us is required after power-up followed by any 8 RAS-only refresh or CAS-before-RAS refresh cycles
before proper device operation is achieved.
V
IH
(min) and V
IL
(max) are reference levels for measuring timing of input signals. Transition times are measured between
V
IH
(min) and V
IL
(max) and are assumed to be 2ns for all inputs.
Measured with a load equivalent to 2 TTL load and 100pF.
Operation within the
t
RCD
(max) limit insures that
t
RAC
(max) can be met,
t
RCD
(max) is specified as a reference point only.
If
t
RCD
is greater than the specified
t
RCD
(max) limit, then access time is controlled exclusively by
t
CAC
.
Assumes that
t
RCD
t
RCD
(max).
These parameter defines the time at which the output achieves the open circuit condition and is not referenced to V
oh
or V
ol
.
t
WCS
,
t
RWD
,
t
CWD
and
t
AWD
are non restrictive operating parameters. They are included in the data sheet as electrical charac-
teristics only. If
t
WCS
t
WCS
(min), the cycle is an early write cycle and the data output will remain high impedance for the dura-
tion of the cycle. If
t
CWD
t
CWD
(min),
t
RWD
t
RWD
(min) and
t
AWD
t
AWD
(min), then the cycle is a read-modify-write cycle and the
data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of
the data out is indeterminate.
Either
t
RCH
or
t
RRH
must be satisfied for a read cycle.
These parameters are referenced to CAS falling edge in early write cycles and to W falling edge in OE controlled write cycle
and read-modify-write cycles.
Operation within the
t
RAD
(max) limit insures that
t
RAC
(max) can be met.
t
RAD
(max) is specified as a reference point only.
If
t
RAD
is greater than the specified
t
RAD
(max) limit, then access time is controlled by
t
AA
.
These specifications are applied in the test mode.
In test mode read cycle, the value of
t
RAC
,
t
AA
,
t
CAC
is delayed by 2ns to 5ns for the specified values. These parameters
should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
t
ASC
,
t
CAH
are referenced to the earlier CAS falling edge.
t
CP
is specified from the later CAS rising edge in the previous cycle to the earlier CAS falling edge in the next cycle.
t
CWD
is referenced to the later CAS falling edge at word read-modify-write cycle.
7.
6.
5.
10.
9.
8.
13.
12.
11.
15.
14.
3.
2.
1.
4.
相關(guān)PDF資料
PDF描述
KM416C4104C 4M x 16bit CMOS Dynamic RAM with Extended Data Out
KM416C4100B 4M x 16bit CMOS Dynamic RAM with Fast Page Mode
KM416RD16AC CAP ELECT 330UF 100V TG SMD
KM418RD2AD 128/144Mbit RDRAM 256K x 16/18 bit x 2*16 Dependent Banks Direct RDRAMTM
KM418RD2C 128/144Mbit RDRAM 256K x 16/18 bit x 2*16 Dependent Banks Direct RDRAMTM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KM416C4100B 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:4M x 16bit CMOS Dynamic RAM with Fast Page Mode
KM416C4100BS-6 制造商:Samsung Semiconductor 功能描述: 制造商:Samsung Electro-Mechanics 功能描述:4M X 16 FAST PAGE DRAM, 60 ns, 50 Pin Plastic SMT
KM416C4100C 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:4M x 16bit CMOS Dynamic RAM with Fast Page Mode
KM416C4104C 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:4M x 16bit CMOS Dynamic RAM with Extended Data Out
KM4-16L-10PN 制造商:Amphenol Corporation 功能描述:KM AUSTRALIAN PRODUCT - Bulk