- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373153 > KM4132G271BQ(R)-10 (SAMSUNG SEMICONDUCTOR CO. LTD.) 128K x 32bit x 2 Banks Synchronous Graphic RAM LVTTL PDF資料下載
參數(shù)資料
| 型號： | KM4132G271BQ(R)-10 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 128K x 32bit x 2 Banks Synchronous Graphic RAM LVTTL |
| 中文描述： | 128K的x 32位× 2銀行同步圖形RAM的LVTTL |
| 文件頁數(shù)： | 5/51頁 |
| 文件大小： | 1033K |
| 代理商： | KM4132G271BQ(R)-10 |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁
KM4132G271B
CMOS SGRAM
- 5 -
Rev. 2.4 (May 1998)
PIN CONFIGURATION DESCRIPTION
PIN
NAME
INPUT FUNCTION
CLK
System Clock
Active on the positive going edge to sample all inputs.
Disables or enables device operation by masking or enabling all inputs except
CLK, CKE and DQMi
CS
Chip Select
CKE
Clock
Enable
Masks system clock to freeze operation from the next clock cycle.
CKE should be enabled at least one clock +t
SS
prior to new command.
Disable input buffers for power down in standby.
A
0
~ A
8
Address
Row / Column addresses are multiplexed on the same pins.
Row address : RA
0
~ RA
8
, Column address : CA
0
~ CA
7
A
9
(BA)
Bank Select Address
Selects bank to be activated during row address latch time.
Selects bank for read/write during column address latch time.
RAS
Row Address Strobe
Latches row addresses on the positive going edge of the CLK with RAS low.
Enables row access & precharge.
CAS
Column Address Strobe
Latches column addresses on the positive going edge of the CLK with CAS low.
Enables column access.
WE
Write Enable
Enables write operation and Row precharge.
DQMi
Data Input/Output Mask
Makes data output Hi-Z, t
SHZ
after the clock and masks the output.
Blocks data input when DQM active.(Byte Masking)
DQi
Data Input/Output
Data inputs/outputs are multiplexed on the same pins.
DSF
V
DD
/V
SS
V
DDQ
/V
SSQ
N.C
Define Special Function
Power Supply /Ground
Data Output Power /Ground
No Connection
Enables write per bit, block write and special mode register set.
Power Supply : +3.3V
±
0.3V/Ground
Provide isolated Power/Ground to DQs for improved noise immunity.
相關PDF資料 |
PDF描述 |
|---|---|
| KM4132G271BQ(R)-7 | 128K x 32bit x 2 Banks Synchronous Graphic RAM LVTTL |
| KM4132G271BQ(R)-8 | 128K x 32bit x 2 Banks Synchronous Graphic RAM LVTTL |
| KM4132G271BTQ-8 | 128K x 32bit x 2 Banks Synchronous Graphic RAM LVTTL |
| KM4132G512 | 256K x 32Bit x 2 Banks Synchronous Graphic RAM(256K x 32位 x 2組同步圖形 RAM) |
| KM416C1200B | 1M x 16Bit CMOS Dynamic RAM with Fast Page Mode |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KM4132G271BQR-10 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128K x 32bit x 2 Banks Synchronous Graphic RAM LVTTL |
| KM4132G271BQR-7 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128K x 32bit x 2 Banks Synchronous Graphic RAM LVTTL |
| KM4132G271BQR-8 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128K x 32bit x 2 Banks Synchronous Graphic RAM LVTTL |
| KM4132G271BTQ(R)-10 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128K x 32bit x 2 Banks Synchronous Graphic RAM LVTTL |
| KM4132G271BTQ(R)-7 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128K x 32bit x 2 Banks Synchronous Graphic RAM LVTTL |
發(fā)布緊急采購，3分鐘左右您將得到回復。