- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374352 > KM29V040T (SAMSUNG SEMICONDUCTOR CO. LTD.) 512K x 8 Bit NAND Flash Memory(512K x 8位 NAND閃速存儲器) PDF資料下載
參數(shù)資料
| 型號： | KM29V040T |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 512K x 8 Bit NAND Flash Memory(512K x 8位 NAND閃速存儲器) |
| 中文描述： | 為512k × 8位NAND閃存（為512k × 8位的NAND閃速存儲器） |
| 文件頁數(shù)： | 5/21頁 |
| 文件大?。?/td> | 223K |
| 代理商： | KM29V040T |
KM29V040T, KM29V040IT
FLASH MEMORY
5
PIN DESCRIPTION
Command Latch Enable(CLE)
The CLE input controls the path activation for commands sent to the command register. When active high, commands are latched
into the command register through the I/O ports on the rising edge of the WE signal.
Address Latch Enable(ALE)
The ALE input controls the path activation for address and input data to the internal address/data register. Addresses are latch ed on
the rising edge of WE with ALE high, and input data is latched when ALE is low.
Chip Enable(CE)
The CE input is the device selection control. When CE goes high during a read operation the device is returned to standby mode.
However, when the device is in the busy state during program or erase, CE high is ignored, and does not return the device to standby
mode.
Write Enable(WE)
The WE input controls writes to the I/O port. Commands, address and data are latched on the rising edge of the WE pulse.
Read Enable(RE)
The RE input is the serial data-out control, and when active drives the data onto the I/O bus. Data is valid t
REA
after the falling edge
of RE which also increments the internal column address counter by one.
I/O Port : I/O
0
~ I/O
7
The I/O pins are used to input command, address and data, and to output data during read operations. The I/O pins float to high- z
when the chip is deselected or when the outputs are disabled.
Write Protect(WP)
The WP pin provides inadvertent write/erase protection during power transitions. The internal high voltage generator is reset when
the WP pin is active low.
Ready/Busy(R/B)
The R/B output indicates the status of the device operation. When low, it indicates that a program, erase or random read operation is
in process and returns to high state upon completion. It is an open drain output and does not float to high-z condition when the chip
is deselected or when outputs are disabled.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KM29V16000AIT | FLASH MEMORY |
| KM29V16000ARS | 2M X 8 BIT NAN FLASH MEMORY |
| KM29V16000AR | 2M X 8 BIT NAND FLASH MEMORY |
| KM29V16000ATS | 2M x 8 Bit NAND Flash Memory(2M x 8位 NAND 閃速存儲器) |
| KM29V16000AT | 2M x 8 Bit NAND Flash Memory(2M x 8位 NAND閃速存儲器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KM29V16000AIT | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:FLASH MEMORY |
| KM29V16000AR | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2M X 8 BIT NAND FLASH MEMORY |
| KM29V16000ARS | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2M X 8 BIT NAN FLASH MEMORY |
| KM29V16000AT | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:FLASH MEMORY |
| KM29V16000ATS | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:FLASH MEMORY |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。