參數(shù)資料
型號(hào): K7A203600A
廠商: SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述: 64Kx36-Bit Synchronous Pipelined Burst SRAM
中文描述: 64Kx36位同步流水線突發(fā)靜態(tài)存儲(chǔ)器
文件頁(yè)數(shù): 5/15頁(yè)
文件大?。?/td> 413K
代理商: K7A203600A
PRELIMINARY
K7A203600A
64Kx36 Synchronous SRAM
- 5 -
Rev 2.0
December 1998
SYNCHRONOUS TRUTH TABLE
Notes :
1. X means "Don
t Care".
2. The rising edge of clock is symbolized by
.
3. WRITE = L means Write operation in WRITE TRUTH TABLE.
WRITE = H means Read operation in WRITE TRUTH TABLE.
4. Operation finally depends on status of asynchronous input pins(ZZ and OE).
CS
1
CS
2
CS
2
ADSP
ADSC
ADV
WRITE
CLK
ADDRESS ACCESSED
OPERATION
H
X
X
X
L
X
X
N/A
Not Selected
L
L
X
L
X
X
X
N/A
Not Selected
L
X
H
L
X
X
X
N/A
Not Selected
L
L
X
X
L
X
X
N/A
Not Selected
L
X
H
X
L
X
X
N/A
Not Selected
L
H
L
L
X
X
X
External Address
Begin Burst Read Cycle
L
H
L
H
L
X
L
External Address
Begin Burst Write Cycle
L
H
L
H
L
X
H
External Address
Begin Burst Read Cycle
X
X
X
H
H
L
H
Next Address
Continue Burst Read Cycle
H
X
X
X
H
L
H
Next Address
Continue Burst Read Cycle
X
X
X
H
H
L
L
Next Address
Continue Burst Write Cycle
H
X
X
X
H
L
L
Next Address
Continue Burst Write Cycle
X
X
X
H
H
H
H
Current Address
Suspend Burst Read Cycle
H
X
X
X
H
H
H
Current Address
Suspend Burst Read Cycle
X
X
X
H
H
H
L
Current Address
Suspend Burst Write Cycle
H
X
X
X
H
H
L
Current Address
Suspend Burst Write Cycle
WRITE TRUTH TABLE
Notes :
1. X means "Don
t Care".
2. All inputs in this table must meet setup and hold time around the rising edge of CLK(
).
GW
BW
WEa
WEb
WEc
WEd
OPERATION
H
H
X
X
X
X
READ
H
L
H
H
H
H
READ
H
L
L
H
H
H
WRITE BYTE a
H
L
H
L
H
H
WRITE BYTE b
H
L
H
H
L
L
WRITE BYTE c and d
H
L
L
L
L
L
WRITE ALL BYTEs
L
X
X
X
X
X
WRITE ALL BYTEs
ASYNCHRONOUS TRUTH TABLE
(See Notes 1 and 2)
:
OPERATION
ZZ
OE
I/O STATUS
Sleep Mode
H
X
High-Z
Read
L
L
DQ
L
H
High-Z
Write
L
X
Din, High-Z
Deselected
L
X
High-Z
TRUTH TABLES
Notes
1. X means "Don
t Care".
2. ZZ pin is pulled down internally
3. For write cycles that following read cycles, the output buffers must
be disabled with OE, otherwise data bus contention will occur.
4. Sleep Mode means power down state of which stand-by current
does not depend on cycle time.
5. Deselected means power down state of which stand-by current
depends on cycle time.
相關(guān)PDF資料
PDF描述
K7A203600B-QC14 64Kx36 & 64Kx32-Bit Synchronous Pipelined Burst SRAM
K7A323630C-QI20 1Mx36 and 2Mx18 Synchronous SRAM
K7A321830C 1Mx36 and 2Mx18 Synchronous SRAM
K7A321830C-PC20 1Mx36 and 2Mx18 Synchronous SRAM
K7A321830C-PI20 1Mx36 and 2Mx18 Synchronous SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
K7A203600A-QC14 制造商:Samsung Semiconductor 功能描述:Synchronous SRAM, 64K x 36, 100 Pin, Plastic, QFP
K7A203600B 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:64Kx36/x32 Synchronous SRAM
K7A203600B-QC(I)14 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:64Kx36 & 64Kx32-Bit Synchronous Pipelined Burst SRAM
K7A203600B-QC14 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:64Kx36/x32 Synchronous SRAM
K7A203600B-QCI14 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:64Kx36 & 64Kx32-Bit Synchronous Pipelined Burst SRAM