參數(shù)資料
型號： K4N51163QC-ZC
廠商： SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述： 512Mbit gDDR2 SDRAM
中文描述： 512MB的GDDR2 SDRAM的
文件頁數(shù)： 60/64頁
文件大?。?/td> 1420K
代理商： K4N51163QC-ZC
- 60 -
Rev 1.5 Oct. 2005
512M gDDR2 SDRAM
K4N51163QC-ZC
Note :
1. CKE (N) is the logic state of CKE at clock edge N; CKE (N–1) was the state of CKE at the previous clock edge.
2. Current state is the state of the DDR SDRAM immediately prior to clock edge N.
3. COMMAND (N) is the command registered at clock edge N, and ACTION (N) is a result of COMMAND (N).
4. All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
5. On Self Refresh Exit DESELECT or NOP commands must be issued on every clock edge occurring during the t
XSNR
period. Read commands may be
issued only after t
XSRD
(200 clocks) is satisfied.
6. Self Refresh mode can only be entered from the All Banks Idle state.
7. Must be a legal command as defined in the Command Truth Table.
8. Valid commands for Power Down Entry and Exit are NOP and DESELECT only.
9. Valid commands for Self Refresh Exit are NOP and DESELECT only.
10. Power Down and Self Refresh can not be entered while Read or Write operations, (Extended) Mode Register Set operations or Precharge operations
are in progress. See section "Power Down" and "Self Refresh Command" for a detailed list of restrictions.
11. Minimum CKE high time is three clocks.; minimum CKE low time is three clocks.
12. The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh.
13. The Power Down does not perform any refresh operations. The duration of Power Down Mode is therefore limited by the refresh requirements outlined.
14. CKE must be maintained high while the SDRAM is in OCD calibration mode .
15. “X” means “don’t care (including floating around VREF)” in Self Refresh and Power Down. However ODT must be driven high or low in Power Down if
the ODT function is enabled (Bit A2 or A6 set to “1” in EMRS(1) ).
16. V
REF
must be maintained during Self Refresh operation.
Current State
2
CKE
Command (N)
3
RAS, CAS, WE, CS
Action (N)
3
Note
Previous Cycle
1
(N-1)
Current Cycle
1
(N)
Power Down
L
L
X
Maintain Power-Down
11, 13, 15
L
H
DESELECT or NOP
Power Down Exit
4, 8, 11,13
Self Refresh
L
L
X
Maintain Self Refresh
11, 15
L
H
DESELECT or NOP
Self Refresh Exit
4, 5,9
Bank(s) Active
H
L
DESELECT or NOP
Active Power Down Entry
4,8,10,11,13
All Banks Idle
H
L
DESELECT or NOP
Precharge Power Down Entry
4, 8, 10,11,13
H
L
REFRESH
Self Refresh Entry
6, 9, 11,13
H
H
Refer to the Command Truth Table
7
DM Truth Table
Note :
1. Used to mask write data, provided coincident with the corresponding data
Name (Functional)
DM
DQs
Note
Write enable
-
Valid
1
Write inhibit
H
X
1
Clock Enable (CKE) Truth Table for Synchronous Transitions
相關(guān)PDF資料
PDF描述
K4N51163QC-ZC25 ; Filter Type:RFI; Current Rating:180A; Voltage Rating:480V; Series:FN258 RoHS Compliant: Yes
K4N51163QC-ZC2A 512Mbit gDDR2 SDRAM
K4N51163QC-ZC33 512Mbit gDDR2 SDRAM
K4N51163QC-ZC36 512Mbit gDDR2 SDRAM
K4R271669B-N(M)CG6 256K x 16/18 bit x 32s banks Direct RDRAMTM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
K4N51163QC-ZC25 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Mbit gDDR2 SDRAM
K4N51163QC-ZC2A 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Mbit gDDR2 SDRAM
K4N51163QC-ZC33 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Mbit gDDR2 SDRAM
K4N51163QC-ZC36 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Mbit gDDR2 SDRAM
K4N51163QG 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:Graphic Memory
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*