- 您現在的位置：買賣IC網 > PDF目錄360998 > ISP1160BM (NXP SEMICONDUCTORS) Embedded Universal Serial Bus Host Controller PDF資料下載
參數資料
| 型號： | ISP1160BM |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 總線控制器 |
| 英文描述： | Embedded Universal Serial Bus Host Controller |
| 中文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQFP64 |
| 封裝： | 7 X 7 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-414-1, LQFP-64 |
| 文件頁數： | 22/88頁 |
| 文件大?。?/td> | 2044K |
| 代理商： | ISP1160BM |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
Philips Semiconductors
ISP1160
Embedded USB Host Controller
Product data
Rev. 04 — 04 July 2003
22 of 88
9397 750 11371
Koninklijke Philips Electronics N.V. 2003. All rights reserved.
9.4 HC’s internal FIFO buffer RAM structure
9.4.1
Partitions
According to the Universal Serial Bus Specification Rev. 2.0 there are four types of
USB data transfers: Control, Bulk, Interrupt and Isochronous.
The HC’s internal FIFO buffer RAM has a physical size of 4 kbytes. This internal FIFO
buffer RAM is used for transferring data between the microprocessor and USB
peripheral devices. This on-chip buffer RAM can be partitioned into two areas:
Acknowledged Transfer List (ATL) buffer and Isochronous (ISO) Transfer List (ITL)
buffer. The ITL buffer is a Ping-Pong structured FIFO buffer RAM that is used to keep
the payload data and their PTD header for Isochronous transfers. The ATL buffer is a
non Ping-Pong structured FIFO buffer RAM that is used for the other three types of
transfers.
The ITL buffer can be further partitioned into ITL0 and ITL1 for the Ping-Pong
structure. The ITL0 and ITL1 buffers always have the same size. The microprocessor
can put ISO data into either the ITL0 buffer or the ITL1 buffer. When the
microprocessor accesses an ITL buffer, the HC can take over the other ITL buffer at
the same time. This architecture improves the ISO transfer performance.
The HCD can assign the logical size for the ATL buffer and ITL buffers at any time, but
normally at initialization after power-on reset. This is done by setting the
HcATLBufferLength register (2BH to read, ABH to write) and the HcITLBufferLength
register (2AH to read, AAH to write), respectively. The total length (ATL buffer
+
ITL
buffer) should not exceed the maximum RAM size of 4 kbytes.
Figure 17
shows the
partitions of the internal FIFO buffer RAM. When assigning buffer RAM sizes, follow
this formula:
ATL buffer length
+
2
×
(ITL buffer size)
≤
1000H (that is, 4 kbytes)
where: ITL buffer size
=
ITL0 buffer length
=
ITL1 buffer length
The following assignments are examples of legal uses of the internal FIFO buffer
RAM:
ATL buffer length
=
800H, ITL buffer length
=
400H.
This is the maximum use of the internal FIFO buffer RAM.
DirectionPID[1:0]
R
00
01
10
11
This bit is logic 0 at power-on reset. When this feature is not used, software used for the
ISP1160 is the same for the ISP1161 and the ISP1161A. When this bit is set to logic 1 in
this PTD for interrupt endpoint transfer, only one PTD USB transaction will be sent out in
1 ms.
The format of this data structure. If this is a Control, Bulk or Interrupt endpoint, then
Format
=
0. If this is an Isochronous endpoint, then Format
=
1.
This is the USB address of the function containing the endpoint that this PTD refers to.
SETUP
OUT
IN
reserved
B5_5
R/W
Format
R
FunctionAddress[6:0]
R
Table 5:
Symbol
Philips Transfer Descriptor (PTD): bit description
…continued
Access
Description
相關PDF資料 |
PDF描述 |
|---|---|
| ISP1161A | Full-speed Universal Serial Bus single-chip host and device controller |
| ISP1161ABD | Full-speed Universal Serial Bus single-chip host and device controller |
| ISP1161ABM | Full-speed Universal Serial Bus single-chip host and device controller |
| ISP1161 | Full-speed Universal Serial Bus single-chip host and device controller |
| ISP1161A1 | Universal Serial Bus single-chip host and device controller |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ISP1160BM,557 | 功能描述:USB 接口集成電路 USB 1.1 HOST CONTROLLER RoHS:否 制造商:Cypress Semiconductor 產品:USB 2.0 數據速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1160BM/01 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Embedded Universal Serial Bus Host Controller |
| ISP1160BM/01,118 | 功能描述:USB 接口集成電路 USB HOST CTRL RoHS:否 制造商:Cypress Semiconductor 產品:USB 2.0 數據速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1160BM/01,151 | 功能描述:USB 接口集成電路 DO NOT USE ORDER -T OR NO "-" RoHS:否 制造商:Cypress Semiconductor 產品:USB 2.0 數據速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1160BM/01,157 | 功能描述:USB 接口集成電路 USB FULL SPEED HOST RoHS:否 制造商:Cypress Semiconductor 產品:USB 2.0 數據速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
發(fā)布緊急采購，3分鐘左右您將得到回復。