參數(shù)資料
型號(hào): ISL6530EVAL1
廠商: Intersil Corporation
英文描述: Dual Low-Noise High-Drive Operational Amplifier 8-PDIP 0 to 70
中文描述: 雙同步降壓5V的脈寬調(diào)制(PWM)控制器,用于數(shù)據(jù)存儲(chǔ)器內(nèi)存VDDQ和VTT終端
文件頁數(shù): 8/17頁
文件大小: 540K
代理商: ISL6530EVAL1
8
FN9052.2
November 15, 2004
Shoot-Through Protection
A shoot-through condition occurs when both the upper
MOSFET and lower MOSFET are turned on simultaneously,
effectively shorting the input voltage to ground. To protect
the regulators from a shoot-through condition, the ISL6530
incorporates specialized circuitry which insures that
complementary MOSFETs are not ON simultaneously.
The adaptive shoot-through protection utilized by the V
DDQ
regulator looks at the lower gate drive pin, LGATE1, and the
phase node, PHASE1, to determine whether a MOSFET is
ON or OFF. If PHASE1 is below 0.8V, the upper gate is
defined as being OFF. Similarly, if LGATE1 is below 0.8V, the
lower MOSFET is defined as being OFF. This method of
shoot-through protection allows the V
DDQ
regulator to
source current only.
Due to the necessity of sinking current, the V
TT
regulator
employs a modified protection scheme from that of the
V
DDQ
regulator. If the voltage from UGATE2 or from
LGATE2 to GND is less than 0.8V, then the respective
MOSFET is defined as being OFF and the other MOSFET is
turned ON.
Since the voltage of the lower MOSFET gates and the upper
MOSFET gate of the V
TT
supply are being measured to
determine the state of the MOSFET, the designer is
encouraged to consider the repercussions of introducing
external components between the gate drivers and their
respective MOSFET gates before actually implementing
such measures. Doing so may interfere with the shoot-
through protection.
Power Down Mode
DDRAM systems include a sleep state in which the V
DDQ
voltage to the memories is maintained, but signaling is
suspended. During this mode the V
TT
termination voltage is
no longer needed. The only load placed on the V
TT
bus is
the leakage of the associated signal pins of the DDRAM and
memory controller ICs.
When the V2_SD input of the ISL6530 is driven high, the
V
TT
regulator is placed into a “sleep” state. In the sleep
state the main V
TT
regulator is disabled, with both the
upper and lower MOSFETs being turned off. The V
TT
bus
is maintained at close to .5xVdd via a low current window
regulator which drives V
TT
via the SENSE2 pin.
Maintaining V
TT
at .5xV
DDQ
consumes negligible power
and enables rapid wake-up from sleep mode without the
need of softstarting the V
TT
regulator. During this power
down mode, PGOOD is held LOW.
Output Voltage Selection
The output voltage of the V
DDQ
regulator can be
programmed to any level between V
IN
(i.e. +5V) and the
internal reference, 0.8V. An external resistor divider is used
to scale the output voltage relative to the reference voltage
and feed it back to the inverting input of the error amplifier,
see Figure 3. However, since the value of R1 affects the
values of the rest of the compensation components, it is
advisable to keep its value less than 5k
. R4 can be
calculated based on the following equation:
OUT1
If the output voltage desired is 0.8V, simply route VOUT1
back to the FB pin through R1, but do not populate R4.
V
TT
Reference Overdrive
The ISL6530 allows the designer to bypass the internal 50%
tracking of V
DDQ
that is used as the reference for V
TT
. The
ISL6530 was designed to divide down the V
DDQ
voltage by
50% through two internal matched resistances. These
resistances are typically 200k
.
FIGURE 2. SOFT-START INTERVAL
0V
TIME
VCC (5V)
(1V/DIV
)
T1
T2
T0
V
DDQ
(2.5V)
V
TT
(1.25V)
R4
-------------------------------------
=
FIGURE 3. OUTPUT VOLTAGE SELECTION OF V
DDQ
+
R1
C3
C
OUT1
+5V
V
DDQ
R4
L
OUT
ISL6530
C4
Q1
FB1
UGATE1
VCC
BOOT1
COMP1
D1
R2
C2
C1
R3
PHASE1
LGATE1
Q2
ISL6530
相關(guān)PDF資料
PDF描述
ISL6530EVAL2 Dual Low-Noise High-Drive Operational Amplifier 8-SO 0 to 70
ISL6530CR-T Dual 5V Synchronous Buck Pulse-Width Modulator (PWM) Controller for DDRAM Memory VDDQ and VTT Termination
ISL6530CBZ-T Dual 5V Synchronous Buck Pulse-Width Modulator (PWM) Controller for DDRAM Memory VDDQ and VTT Termination
ISL6531 Dual Low-Noise High-Drive Operational Amplifier 8-SO 0 to 70
ISL6531CR-T Dual 5V Synchronous Buck Pulse-Width Modulator (PWM) Controller for DDRAM Memory VDDQ and VTT Termination
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL6530EVAL2 功能描述:EVALUATION BOARD 2 ISL6530 RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估板 - DC/DC 與 AC/DC(離線)SMPS 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:True Shutdown™ 主要目的:DC/DC,步升 輸出及類型:1,非隔離 功率 - 輸出:- 輸出電壓:- 電流 - 輸出:1A 輸入電壓:2.5 V ~ 5.5 V 穩(wěn)壓器拓?fù)浣Y(jié)構(gòu):升壓 頻率 - 開關(guān):3MHz 板類型:完全填充 已供物品:板 已用 IC / 零件:MAX8969
ISL6531CB 功能描述:電壓模式 PWM 控制器 Synch Buck - DDRAM RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:1 拓?fù)浣Y(jié)構(gòu):Buck 輸出電壓:34 V 輸出電流: 開關(guān)頻率: 工作電源電壓:4.5 V to 5.5 V 電源電流:600 uA 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝 / 箱體:WSON-8 封裝:Reel
ISL6531CB-T 功能描述:IC CONTROLLER INTEL 24SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,000 系列:- 應(yīng)用:電源,ICERA E400,E450 輸入電壓:4.1 V ~ 5.5 V 輸出數(shù):10 輸出電壓:可編程 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:42-WFBGA,WLCSP 供應(yīng)商設(shè)備封裝:42-WLP 包裝:帶卷 (TR)
ISL6531CBZ 功能描述:IC CONTROLLER INTEL 24SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,000 系列:- 應(yīng)用:電源,ICERA E400,E450 輸入電壓:4.1 V ~ 5.5 V 輸出數(shù):10 輸出電壓:可編程 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:42-WFBGA,WLCSP 供應(yīng)商設(shè)備封裝:42-WLP 包裝:帶卷 (TR)
ISL6531CBZ-T 功能描述:IC CONTROLLER INTEL 24SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,000 系列:- 應(yīng)用:電源,ICERA E400,E450 輸入電壓:4.1 V ~ 5.5 V 輸出數(shù):10 輸出電壓:可編程 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:42-WFBGA,WLCSP 供應(yīng)商設(shè)備封裝:42-WLP 包裝:帶卷 (TR)