參數(shù)資料
型號(hào)： IS42VS16160D-75BLI
廠商： INTEGRATED SILICON SOLUTION INC
元件分類： DRAM
英文描述： 16M X 16 SYNCHRONOUS DRAM, 5.4 ns, PBGA54
封裝： 13 X 8 MM, 0.80 MM PITCH, LEAD FREE, MS-207, BGA-54
文件頁(yè)數(shù)： 32/61頁(yè)
文件大?。?/td> 939K
代理商： IS42VS16160D-75BLI
38
Integrated Silicon Solution, Inc. — www.issi.com
Rev. 00A
04/21/09
IS42VS83200D, IS42VS16160D
IS45VS83200D, IS45VS16160D
CLK
CKE
HIGH
COLUMN ADDRESS
AUTO PRECHARGE
BANK ADDRESS
CS
RAS
CAS
WE
A0-A9
A10
BA0, BA1
NO PRECHARGE
A11,A12
WRITE COMMAND
Thestartingcolumnandbankaddressesareprovidedwith
theWRITEcommand,andautoprechargeiseitherenabled
or disabled for that access. If auto precharge is enabled,
the row being accessed is precharged at the completion of
theburst.ForthegenericWRITEcommandsusedinthe
following illustrations, auto precharge is disabled.
DuringWRITEbursts,thefirstvaliddata-in element will be
registered coincident withtheWRITEcommand.Subsequent
data elements will be registered on each successive posi-
tiveclockedge.Uponcompletionofafixed-lengthburst,
assuming no other commands have been initiated, the
DQswillremainHigh-Zandanyadditionalinputdatawill
beignored(seeWRITEBurst).Afull-pageburstwillcon-
tinue until terminated. (At the end of the page, it will wrap
tocolumn0andcontinue.)
DataforanyWRITEburstmaybetruncatedwithasubse-
quentWRITEcommand,anddataforafixed-lengthWRITE
burst may be immediately followed by data for a WRITE
command.ThenewWRITEcommandcanbeissuedon
anyclockfollowingthepreviousWRITEcommand,andthe
data provided coincident with the new command applies to
the new command.
AnexampleisshowninWRITEtoWRITEdiagram.Data
n + 1 is either the last of a burst of two or the last desired
ofalongerburst.The256MbSDRAMusesapipelined
architectureandthereforedoesnotrequirethe2n rule as-
sociatedwithaprefetcharchitecture.AWRITEcommand
can be initiated on any clock cycle following a previous
WRITEcommand.Full-speedrandomwriteaccesseswithin
a page can be performed to the same bank, as shown in
RandomWRITECycles,oreachsubsequentWRITEmay
be performed to a different bank.
DataforanyWRITEburstmaybetruncatedwithasubse-
quentREADcommand,anddataforafixed-lengthWRITE
burstmaybeimmediatelyfollowedbyasubsequentREAD
command.OncetheREADcommandisregistered,the
datainputswillbeignored,andWRITEswillnotbeex-
ecuted.AnexampleisshowninWRITEtoREAD.Datan
+ 1 is either the last of a burst of two or the last desired
of a longer burst.
Data for a fixed-length WRITE burst may be followed
by,ortruncatedwith,aPRECHARGEcommandtothe
same bank (provided that auto precharge was not acti-
vated), and a full-pageWRITE burst may be truncated
withaPRECHARGEcommandtothesamebank.The
PRECHARGEcommandshouldbeissuedtdpl after the
clock edge at which the last desired input data element
isregistered.Theautoprechargemoderequiresatdpl of
atleastoneclockplustime,regardlessoffrequency.In
addition,whentruncatingaWRITEburst,theDQMsignal
must be used to mask input data for the clock edge prior
to,andtheclockedgecoincidentwith,thePRECHARGE
command.AnexampleisshownintheWRITEtoPRE-
CHARGEdiagram.Datan+1 is either the last of a burst
oftwoorthelastdesiredofalongerburst.Followingthe
PRECHARGEcommand,asubsequentcommandtothe
same bank cannot be issued until trp is met.
Inthecaseofafixed-lengthburstbeingexecutedtocomple-
tion, a PRECHARGE command issued at the optimum
time (asdescribedabove) provides the same operation that
wouldresultfromthesamefixed-lengthburstwithauto
precharge.ThedisadvantageofthePRECHARGE command
isthatitrequiresthatthecommandandaddressbusesbe
availableattheappropriatetimetoissuethecommand;the
advantageofthePRECHARGEcommandisthatitcanbe
usedtotruncatefixed-lengthorfull-pagebursts.
Fixed-lengthorfull-pageWRITEburstscanbetruncated
withtheBURSTTERMINATEcommand.Whentruncat-
ingaWRITEburst,theinputdataappliedcoincidentwith
theBURSTTERMINATEcommandwillbeignored.The
lastdatawritten(providedthatDQMisLOWatthattime)
will be the input data applied one clock previous to the
BURSTTERMINATEcommand.ThisisshowninWRITE
BurstTermination,wheredatan is the last desired data
element of a longer burst.
WRITES
WRITEburstsareinitiatedwithaWRITEcommand,as
showninWRITECommanddiagram.
Note:A9is"Don'tCare"forx16.
相關(guān)PDF資料
PDF描述
IS45VS16160D-8BLA2 16M X 16 SYNCHRONOUS DRAM, 6 ns, PBGA54
IS43R32800B-5BL 8M X 32 DDR DRAM, 0.7 ns, PBGA144
IS61C512-25TI x8 SRAM
IS61C512-35J x8 SRAM
IS61C512-35JI x8 SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IS42VS16400C1 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM
IS42VS16400C1-10T 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM
IS42VS16400C1-10TL 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM
IS42VS16400C1-10TLI 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM
IS42VS16400C1-12T 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*