- 您現(xiàn)在的位置：買賣IC網 > PDF目錄296206 > IL4J-67204V-55 (TEMIC SEMICONDUCTORS) 4K X 9 OTHER FIFO, 55 ns, QCC32 PDF資料下載
參數(shù)資料
| 型號： | IL4J-67204V-55 |
| 廠商： | TEMIC SEMICONDUCTORS |
| 元件分類： | FIFO |
| 英文描述： | 4K X 9 OTHER FIFO, 55 ns, QCC32 |
| 封裝： | LCC-32 |
| 文件頁數(shù)： | 10/16頁 |
| 文件大?。?/td> | 145K |
| 代理商： | IL4J-67204V-55 |
L 67203/L 67204
MATRA MHS
Rev. C (10/11/94)
3
Pin Names
NAMES
DESCRIPTION
I0–8
Inputs
Q0–8
Outputs
W
Write Enable
R
Read Enable
RS
Reset
EF
Empty Flag
NAMES
DESCRIPTION
FF
Full Flag
XO/HF
Expansion Out/Half–Full Flag
XI
Expansion IN
FL/RT
First Load/Retransmit
VCC
Power Supply
GND
Ground
Signal Description
Data In (I0 - I8)
Data inputs for 9 - bit data
Reset (RS)
Reset occurs whenever the Reset (RS) input is taken to a
low state. Reset returns both internal read and write
pointers to the first location. A reset is required after
power-up before a write operation can be enabled. Both
the Read Enable (R) and Write Enable (W) inputs must be
in the high state during the period shown in figure 1 (i.e.
tRSS before the rising edge of RS) and should not change
until tRSR after the rising edge of RS. The Half-Full Flag
(HF) will be reset to high after Reset (RS).
Figure 1. Reset.
Notes :
1. EF, FF and HF may change status during reset, but flags will be valid at tRSC.
IH around the rising edge of RS.
Write Enable (W)
A write cycle is initiated on the falling edge of this input
if the Full Flag (FF) is not set. Data set-up and hold times
must be maintained in the rise time of the leading edge of
the Write Enable (W). Data is stored sequentially in the
Ram array, regardless of any current read operation.
Once half the memory is filled, and during the falling
edge of the next write operation, the Half-Full Flag (HF)
will be set to low and remain in this state until the
difference between the write and read pointers is less than
or equal to half the total available memory in the device.
The Half-Full Flag (HF) is then reset by the rising edge
of the read operation.
To prevent data overflow, the Full Flag (FF) will go low,
inhibiting further write operations. On completion of a
valid read operation, the Full Flag (FF) will go high after
TRFF, allowing a valid write to begin. When the FIFO
相關PDF資料 |
PDF描述 |
|---|---|
| IL4J-67204V-60 | 4K X 9 OTHER FIFO, 60 ns, QCC32 |
| ML1I-67203V-65/883 | 2K X 9 OTHER FIFO, 65 ns, CDIP28 |
| IM00TS | The Best Relaytion |
| IM0xxx | The Best Relaytion |
| IMC020FLSP[200] | 10M X 16 FLASH 12V PROM CARD, 200 ns, XMA68 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| IL-4P-S3EN2 | 制造商:Japan Aviation Electronics (JAE) 功能描述:2.5mm 4 1 swb_[ Xg[g 10.5mm n_ XY/jbPn 6.5mm 9.7mm Bulk |
| IL-4P-S3EN2-1 | 制造商:Japan Aviation Electronics (JAE) 功能描述:2.5mm 4 1 swb_[ Xg[g 10.5mm n_ /jbPn 6.5mm 9.7mm |
| IL-4P-S3FP2 | 制造商:Japan Aviation Electronics (JAE) 功能描述:Conn Wire to Board HDR 4 POS 2.5mm Solder RA Thru-Hole |
| IL-4P-S3FP2-1 | 制造商:Japan Aviation Electronics (JAE) 功能描述: |
| IL-4S-S3L-(N) | 功能描述:集管和線殼 9 POS 2.5MM SKT HOUSING RoHS:否 產品種類:1.0MM Rectangular Connectors 產品類型:Headers - Pin Strip 系列:DF50 觸點類型:Pin (Male) 節(jié)距:1 mm 位置/觸點數(shù)量:16 排數(shù):1 安裝風格:SMD/SMT 安裝角:Right 端接類型:Solder 外殼材料:Liquid Crystal Polymer (LCP) 觸點材料:Brass 觸點電鍍:Gold 制造商:Hirose Connector |
發(fā)布緊急采購，3分鐘左右您將得到回復。